RESEARCH PAPER

Low-power 8-bit 5-GS/s digital-to-analog converter for multi-gigabit wireless transceivers

BEHNAM SEDIGHI¹, MAHDI KHAFAJI² AND JOHANN CHRISTOPH SCHEYTT²

We present a method to realize a low-power and high-speed digital-to-analog converter (DAC) for system-on-chip applications. The new method is a combination of binary-weighted current cells and R-2R ladder and is specially suited for modern BiCMOS technologies. A prototype 5 GS/s DAC is implemented in 0.13 μ m SiGe BiCMOS technology. The DAC dissipates 26 mW and provides an SFDR higher than 48 dB for output frequencies up to 1 GHz.

Keywords: Circuit Design and Applications, Modelling, Simulation and characterizations of devices and circuits

Received 30 October 2011; Revised 22 January 2012; first published online 9 March 2012

I. INTRODUCTION

In the past years, 60 and 120-GHz short-range wireless digital radios have been evolving [1, 2]. Many implementations of such radios rely on simple modulation formats such as amplitude-shift-keying (ASK) or quadrature-phase-shiftkeying (QPSK). In order to realize higher-order modulation formats and improve the spectral efficiency [3], a medium resolution digital-to-analog converter (DAC) operating at few Giga-sample-per-second (GS/s) must be incorporated in the transmitter part of radios. Such a DAC can also be used for pulse shaping [4]. Integrating the DAC with a radiofrequency (RF) frontend circuitry (up conversion mixers and power amplifiers) improves the bandwidth and lowers the power dissipation of the DAC by removing the impact of the parasitics associated with the pad and package. The ultra high-speed RF frontends of such applications can optimally be implemented in a SiGe BiCMOS technology. That means the DAC should be realized in such technologies as well. The SiGe BiCMOS process is an attractive option, because it promises further integration of RF frontend and DAC with CMOS baseband processing logic. This paper focuses on the low-power implementation of a medium resolution DAC in SiGe BiCMOS technology.

In recent years, 6-bit DACs with sampling rates in excess of 20 GS/s have been implemented in SiGe BiCMOS [5], CMOS [6], and InP [7] processes. Such converters are not targeted for system-on-chip applications, and at best, offer a power dissipation of 0.75-1 W (see [5-7]). Table 1 lists some examples

¹National ICT Australia (NICTA), Department of Electrical and Electronic Engineering, University of Melbourne, VIC 3010, Australia. ²IHP, Frankfurt (Oder) 15236, Germany. **Corresponding author:** B. Sedighi Email: bsedighi@unimelb.edu.au of DACs operating from 1 to 12 GS/s. The current steering topology is the most used approach for DAC realization at this speed class. The challenge in the design of such DACs is to obtain sufficient spurious free dynamic range (SFDR) at high output frequencies, which is directly related to the output impedance of the switching transistor. While recent multi-GS/s DACs, shown in Table 1, are implemented in CMOS technology, the limited output impedance of advanced CMOS transistors necessitates extra circuitry/techniques such as cascoding [14] or double sampling [10], to obtain a good SFDR at high frequencies. From this perspective, a BiCMOS implementation seems promising, because of the larger output impedance of SiGe hetero-junction bipolar transistor (HBT). For aforementioned wireless systems, power dissipation is another important parameter. Table 1 shows an expected correlation between full-scale output current and power consumption of a DAC. A higher full-scale output current, translates into larger devices in the current switching array, which, in turn, results in a bigger capacitive load for the digital circuitry (driving the current cell array) and higher power consumption. This points to the advantages of full integration; a stand-alone DAC is usually designed to drive low Ohmic (e.g. 50 Ω) loads. Hence, to achieve a practical output voltage swing across such loads, a large peak-to-peak current must be provided by the DAC, increasing the current consumption. Alternatively, if the DAC is monolithically integrated within a system, the load resistance of the DAC can be selected in the few hundreds ohm range, thereby reducing the DAC full-scale current.

In this paper, we design a current steering DAC that can be embedded into a protocol-agile wireless transceiver. We demonstrate the possibility of avoiding segmentation by employing a new topology for the current switch array and taking advantage of high-speed HBTs of a BiCMOS technology. A resolution of 8 bits and a signal bandwidth of 1 GHz are selected. To ease the post-filtering (smoothing filter), the

Reference	Topology	Res. (bit)	Rate (GS/s)	Full scale (mA)	Power (mW)	SFDR at fin (dB)	Technology
[8]	Segmented	6	2.4	5	14	36 at 1.16GS/s	65 nm CMOS
[9]	Binary	6	3	8	29	48 at 30 MHz, 36 at 1.4 GHz	130 nm CMOS
[10]	Segmented	8	1.6	20	90	55 at 800 MHz	90 nm CMOS
[11]	Segmented	8	12	32	190	51 at 750 MHz, 32 at 1.5 GHz	90 nm CMOS
[12]	Segmented	10	1	16	110	61 at 490 MHz	350 nm CMOS
[13]	Segmented	10	1	2.7	49	61 at 193 MHz	90 nm CMOS
[14]	Segmented	12	2.9	50	188	72 at 100 MHz, 51 at 600 MHz	65 nm CMOS
This Work	Binary	8	5	4	26	48 at 1 GHz	130 nm BiCMOS

Table 1. Examples of high-speed DACs.

sampling rate of the DAC needs to be 3–5 times larger than the signal bandwidth. A sampling rate of 5 GHz is therefore chosen. The prototype presented in this paper provides small core area (0.06 mm²), low power (26 mW) and high SFDR (48 dB), which makes it an attractive choice for many applications. This paper is organized as follows; in Section II, challenges of the design of a low-power BiCMOS DAC and the proposed solution are described. In Section III, different parameters affecting the circuit performance are studied. Section IV presents the prototype chip and measurement results. Conclusion is drawn in Section V.

II. DAC TOPOLOGY

There are three main approaches to realize a current steering DAC as shown in Fig. 1. All three topologies have similar



Fig. 1. Three realizations of an N-bit current steering DAC.

full-scale output current of I_{FS} . In the *N*-bit full-binary realization of Fig. 1(a), *N* differential pairs are used as current switching cells (CSC), and the tail currents are scaled from $I_{FS}/2$ to $I_{FS}/2^N$. The second approach, shown in Fig. 1(b), uses an R-2R ladder to implement the binary weights [15], while all CSC have the same tail current. Fig. 1(c) illustrates the third approach, often called segmentation, which uses an *M*-bit unary section, consisting of 2^M-1 similar CSCs and a (*N*-*M*)-bit binary section. Segmented architecture requires encoding of *M* digital inputs from binary into thermometer code. Generally, the outputs of the thermometer decoder have to be retimed with each other and with the binary section as well.

Table 2 compares the three topologies in terms of the total current dissipation in the CSC array, and the complexity of the digital circuitry regarding the latches or flip-flops preceding the CSC and also the thermometer decoder (not shown in Fig. 1). As it can be seen, the binary DAC has the least current consumption and complexity. Compared with the binary topology, the R-2R DAC consumes more power in the CSC array, whereas the segmented DAC consumes more power in the digital circuitry. At high sampling rates, the thermometer decoder and retiming flip-flops not only dissipate extra power but also result in larger silicon area. The increased area of the digital block necessitates longer tracks for interconnecting blocks and also for the clock signals, which, in turn, increases the power dissipation of the clock driver circuitry.

One drawback of the binary topology is related to the limited current gain (β) of the bipolar transistor and variation of β with the collector current itself. To obtain the highest accuracy, we should size the switching transistors according to the tail current source. That means the least-significant-bit (LSB) CSC uses the minimum-size transistor, and the MSB switching transistors are 2^{N-1} times larger. This leads to a very large transistor for the MSB cell, introducing a large capacitance at the input of the cell, the common emitter node of the switching pair, and in addition, at the output node of the DAC. On the other hand, if we do not scale the

 Table 2. Comparison of conventional topologies (N: DAC resolution; M: bits for unary part).

	/ 1 /			
	Binary, Fig. 1(a)	R-2R, Fig. 1(b)	Segmented, Fig. 1(c)	
Current in CSC array Total number of latches	I _{FS} N	(N/2) I _{FS} N	${I_{FS} \atop 2^M - 1 + N - M}$	
Thermometer decoder	No	No	Yes	

size of switching transistors, the dependency of β and common-base current gain (α) on the collector current will deteriorate the accuracy. Typically, β of a transistor is maximum at medium collector currents and it decreases when the collector current approaches $I_{C,fTmax}$ (the collector current at which the transit frequency, f_T , is maximum), or when collector currents is very low [16]. This means that the ratio between collector and emitter currents of the switching transistors is different for different CSC. Representing the current gain of the switching transistor by β_{LSB} and β_{MSB} for a collector current of $I_{FS}/2^N$ and $I_{FS}/2$, respectively, we will have

$$\frac{I_{\rm MSB}}{I_{\rm LSB}} = \frac{\alpha_{\rm MSB}(I_{\rm FS}/2)}{\alpha_{\rm LSB}(I_{\rm FS}/2^N)} \approx 2^{N-1} \left(1 + \frac{1}{\beta_{\rm LSB}} - \frac{1}{\beta_{\rm MSB}}\right).$$
(1)

Thus, the error in the output current of MSB cell is

$$\Delta I_{\rm MSB} = 2^{N-1} \frac{\beta_{\rm MSB} - \beta_{\rm LSB}}{\beta_{\rm LSB} \beta_{\rm MSB}} I_{\rm LSB}.$$
 (2)

For example, for an 8-bit DAC, if β_{LSB} is 50 and β_{MSB} is 200, the error in the MSB current will be $1.92I_{\text{LSB}}$.

Another drawback of the binary method is related to the different switching speed of CSC. Assuming that a CSC is driven by a current-mode-logic (CML) circuit with a collector resistor of R_C and a parasitic output capacitance of C_C , the time constant of the circuit can be written as

$$\tau \approx (R_C || r_{\pi_1}) [C_{\pi_1} + (1+A)C_{\mu_1} + C_C + C_{con}], \qquad (3)$$

where r_{π_1} , C_{π_1} , and C_{μ_1} are small-signal base-emitter resistance, base-emitter capacitance, and base-collector capacitance, respectively. Parameter A is the small-signal voltage gain of the stage and C_{con} is the capacitance of interconnects between the CML driver stage and the switching cell. Capacitor C_{π_1} can be represented as $(I_C/v_T) \tau_F + C_{je1}$, where τ_F is the forward transit time of the base charge, v_T is the thermal voltage (26 mV at room temperature), and C_{je} is the base-emitter junction capacitance [16]. For a switching transistor that is K times the minimum-size transistor,



Fig. 2. Variation of the time-constant of a CSC with the tail current (I_{EE}) .

https://doi.org/10.1017/S175907871200013X Published online by Cambridge University Press

Equation (3) can be rewritten as

$$\tau \approx \left[R_C || (\beta \frac{v_T}{I_C}) \right] \times \left[\frac{I_C}{v_T} \tau_F + KC_{je} + K(1+A)C_{\mu} + C_C + C_{con} \right], \quad (4)$$

where C_{ie} and C_{μ} represent the parasitic capacitances of a minimum-size transistor. Figure 2 illustrates the variation of the time constant versus tail current source in a CSC, calculated using (4). If the driver circuitry is the same for all CSC, it is not possible to obtain similar time constants for different cells in a binary DAC. This will introduce celldependent delay difference among cells and deteriorate the SFDR [17]. The lower the difference among tail currents, the lower the difference among time constants will be. From (4), one can expect that it is possible to make time constants equal by having dissimilar R_C (i.e. different driver output resistance) for each CSC driver. However, this is difficult to guarantee (without some type of calibration) because majority of the parameters in (4) are process dependent. Moreover, R_C has a relation with the speed and the output swing of the driver stage and changing R_C can result in different time constants in different driver stages.

Because of the aforementioned drawbacks of full-binary DACs, R-2R, and segmented architectures are often utilized to achieve a good linearity and dynamic performance. Here, we propose a solution based on the idea that minimizing the difference of the tail current sources in a binary DAC can improve the accuracy and dynamic performance. This is done by simultaneous usage of the full-binary structure for the MSB cells and R-2R ladder for the LSB cells. The architecture of the first two MSB cells are scaled, but for the remaining bits, the current weighting is performed by a resistive R-2R ladder. The advantages of this method are

- Current consumption is equal to $1.5I_{FS}$, significantly smaller than that of a complete R-2R implementation shown in Fig. 1(b)
- The number of latches is still N = 8 and there is no need for a thermometer decoder
- The ratio of the currents in the switching cells is only 4, and therefore, the current mismatch of cells and the impact of β variation are small. This results in a lower integral non-linearity (INL) and differential non-linearity (DNL), when compared with that of Fig. 1(a). The reduced ratio of the transistor sizes keeps the parasitic capacitances at the collector node of the tail current transistors small, resulting in high output impedance at high frequencies. The code-dependent delay difference among different bits is also decreased compared with the full-binary circuit of Fig. 1(a), resulting in a better SFDR.

III. CIRCUIT DESIGN

A) Mismatch

The static accuracy of the DAC is mainly a function of mismatch of emitter resistors (R_E , $2R_E$, and $4R_E$), transistors of tail current sources, and also the mismatch of the resistors



Fig. 3. Proposed binary-weighted DAC.

in the ladder (*R* and 2*R*). In Fig. 3, the mismatch between two current sources of size $I_u = I_{FS}/8$ can simply be calculated using the method in [15] as

$$\frac{\Delta I_u}{I_u} = \frac{\Delta V_{BE}}{4R_E(I_{FS}/8)} + \frac{\Delta(4R_E)}{4R_E},\tag{5}$$

where ΔV_{BE} is the base-emitter voltage mismatch of two minimum-size transistors, and $\Delta(4R_E)$ is the mismatch of the $4R_E$ resistors. By choosing a large $R_E I_{FS}$ in (5), we can reduce the impact of V_{BE} mismatch.

We can determine the mismatch requirements for obtaining a certain INL (typically 0.5 LSB) using Monte-Carlo simulation. Figure 4 shows the results of a Monte-Carlo simulation. As it can be seen, standard deviation mismatch of 1% for the ladder resistor R and 0.25% for $4R_E$ result in a worst case INL of 0.4 LSB. In this design, the mismatch of the emitter degeneration resistors is more influential than that of the ladder resistors because the R-2R ladder is used for the LSB cells, and the accuracy of the MSB and MSB-1 currents is independent of the ladder. Figure 4(c) shows the result for the case where mismatch of all resistors and transistors is taken into account. Size selection and layout are done carefully in order to provide an INL below 0.5 LSB in 99.7% of cases.

B) Output impedance of CSC

The DC output resistance of the CSC affects INL and DNL. As the output frequency increases, the output impedance of the CSC is degraded by parasitic capacitances. This effect can be analyzed according to the method used in [12, 18]. Figure 5 shows the magnitude of the output impedance of the smallest current switch (biased at $I_{FS}/8$), with and without considering the collector capacitance of the switching transistor. For the cells that are connected to the ladder, the collector capacitances of the switch (C_O in Fig. 5) will affect the high-frequency performance of the DAC. For the cells directly connected to the output, these capacitors can be considered as part of the load capacitance (and cannot generate distortion if their voltage dependency is small). The magnitude of the output impedance including collector capacitance (z_{csO}) at the output frequency of f_{out} ($>p_o$) is given by

$$|z_{csO}| \approx \beta r_o \frac{p_o}{f_{out}} = \frac{1}{2\pi f_{out} C_O},\tag{6}$$

where r_o is the collector-emitter resistance of the switch transistor and p_o is the frequency at which the output impedance starts to decrease:

$$p_o = \frac{1}{2\pi\beta r_o C_O}.$$
(7)

Equation (6) shows that for CSC connected to the ladder, it is important to keep the parasitic output capacitance of the switch transistor to a minimum. That is to use the minimumsize transistor. A formula for the INL caused by the limited output impedance of the CSC connected to an R-2R ladder is numerically found as

$$INL_r \approx 0.32 \times 2^J \frac{R}{|z_{csO}|},$$
 (8)

where $J (\leq N)$ is the number of cells connected to the R-2R ladder. We want the impact of the output resistance on the INL to be much less than the INL caused by mismatch, e.g.



Fig. 4. Monte-Carlo simulation results (1000 runs) for: (a) $\sigma_R = 0.01$ for the ladder resistance, (b) $\sigma_{4RE} = 0.0025$ for the emitter resistance, and (c) including all mismatches.



Fig. 5. Output impedance of the current switching cell (C_{CS} is the collector-substrate parasitic capacitance, and C_1 is the total parasitic capacitance at the emitter of Q_1 and can be approximated by $C_{\pi 1}$).

 $INL_r <$ 0.1 LSB. To satisfy this condition, the output impedance should be above 51 k Ω in this design. This is feasible, as shown in Fig. 5, since the output impedance remains above 70 k Ω up to 1 GHz, due to the low parasitic capacitances of the minimum-size bipolar switch transistors.

For the MSB cells that are directly connected to the output node, the magnitude of the output impedance (without C_O) at f_{out} is given by

$$|z_{cs}| \approx \beta r_o \frac{p_1}{f_{out}} \approx r_o \frac{f_T}{f_{out}}$$
 if $p_1 < f_{out} < f_T$, (9)

where p_1 is the frequency at which $|z_{cs}|$ starts to decrease:

$$p_o = \frac{1}{2\pi r_{\pi_1} C_{\pi_1}}.$$
 (10)

Equation (9) is valid, if r_{π_1} is much smaller than the output resistance of the tail current source, and if capacitance C_1 is dominated by C_{π_1} . To achieve an SFDR of 20 log(1/Q), the



Fig. 6. (a) Impact of the MSB timing skew on SFDR ($f_{out} = 1$ GHz) and (b) simulated timing skew between I_{MSB} and $2 \times I_{MSB-1}$ cells.



Fig. 7. The high-speed latch.

output impedance must remain above [18]

$$|z_{cs}| > R_L \frac{2^N - 1}{4Q},$$
 (11)

in which R_L is the load resistance, and is equal to the ladder resistance in this design. Q is the ratio of the largest output harmonic to the fundamental tone. Equation (11) is obtained for a conventional DAC having $2^N - 1$ identical CSC. For the proposed structure, the formula can be modified by replacing $2^N - 1$ with the number of unit cells that are directly connected to the output. For example, for the 8-bit DAC of Fig. 3, three CSC, biased at $I_{FS}/2$, $I_{FS}/4$, and $I_{FS}/8$, are connected to the output node. This is equivalent to seven unit cells, each biased at $I_{FS}/8$, connected to the output. Replacing $2^N - 1$ with 7 in (11), our design requires $|z_{cs}| >$ 0.14 M Ω for an SFDR of 50 dB. This is satisfied, thanks to the large output resistance and the high f_T of the HBT switch transistor.

C) Delay difference of CSC

Another source of dynamic performance degradation is the difference in delays of different CSC [17]. A system level simulation was performed in which the delay of the CSC of the MSB was changed while other CSCs were assumed to have similar delay. The result of this simulation is shown in Fig. 6(a). Up to a delay difference of 1.5 ps, the SFDR remains above 50 dB. Next, a transistor-level simulation was performed. Figure 6(b) compares the output current of the MSB cell with twice the current of the MSB-1 cell. The cells have different time constants, as predicted by (4), and therefore not only the delay but also the rise time is different. The difference in the time constant of the cells is sufficient for an SFDR better than 50 dB at 1 GHz. Keeping the delays as close as possible also requires careful layout of the clock distribution network and the current summation network at the output of the CSC.

D) Latch

In this design, we use similar latches at the input of all CSCs. In the latch, shown in Fig. 7, minimum-size bipolar transistors are used to reduce the size and power dissipation. The latch is based on the standard CML family. In addition, transistors Q5 and Q6 are added to reduce the input data feedthrough when the latch is in the "hold" state (i.e. Q1 is off). If the



Fig. 8. Chip photograph.

input data feedthrough was not eliminated, we would need to add a limiting amplifier at the output of the latch, to prevent any feedthrough from reaching CSC, and that would increase the power dissipation. As shown in Fig. 7, transistor M2 provides a small current to flow through the cross-coupled latching transistors, and it avoids complete turnoff of this stage when Q2 is off. This results in shorter regeneration time when the latch goes from the track state to the hold state. The capability of setting/resetting is also foreseen for future applications (e.g. calibration).

IV. MEASUREMENT RESULTS

The DAC is fabricated in a $0.13 \ \mu m$ SiGe BiCMOS process. Figure 8 shows the chip micrograph. The total active area of the DAC (excluding the input buffers) is $0.06 \ mm^2$. The size of the die is limited by the number of pads. To avoid using large silicon area for such a small circuit, the input bits are single-ended (as opposed to the conventional differential signaling). On-chip differential pairs are used to convert the single-ended input signals to differential. As explained later, this has a negative impact on the performance of the DAC.

In the measurements, the DAC die was directly wirebonded to a printed circuit board. Figure 9 shows the results of non-linearity measurements. INL and DNL measurements were performed by applying a low-speed digital ramp to the DAC and measuring the output signal using a highimpedance precision voltmeter. The DNL and INL are below 0.58 and 0.29 LSB, respectively. The peak in the DNL at the mid-range is the well-known characteristic of a binaryweighted DAC. The DAC dissipates 12 mW (from a 3 V supply) in analog section and 14 mW (from 2 V supply) in digital parts. The peak-to-peak differential output current is 4 mA. This output current results in a 1 $V_{\rm pp,diff}$ full-scale output voltage swing, if the load impedance is much larger than the ladder resistance (250 Ω). The full-scale output swing reduces to 0.167 $V_{\rm pp,diff}$ for a 100 Ω differential load.

For dynamic measurement, Agilent's 81250 ParBERT was used to generate the data pattern. Clock signal of the DAC was generated by an Agilent E8257 low-jitter signal generator. The differential output of the DAC was converted to single ended (by a passive phase shifter and a power combiner) and then it was applied to Advantest U3772 spectrum analyzer. Due to the limited speed of the pattern generator, the DAC can be fully characterized up to 3.3 GS/s only. To measure the performance of the DAC at 5 GS/s, a 2.5 GS/s pattern was generated but, the clock of the DAC was 5 GHz. Figure 10 shows the SFDR measurements at two different sampling rates. As it can be seen, SFDR remains above 48 dB up to 1 GHz output frequency. The time domain performance was evaluated as well. MSB was changed from 1 to 0 and then the output was captured by an Agilent DCA86100 sampling oscilloscope. A 20-80% rise time of 29 ps was measured. Assuming first-order frequency response, the time constant and bandwidth of the output can be approximated by 21 ps and 7.6 GHz, respectively. The settling time is 110 ps, well below 200 ps which is required for 5 GS/s operation.

Figure 11 shows an example of the output spectrum. The SFDR is limited by the second-order harmonic. This is the case for all high-frequency outputs and it can also be reproduced in simulations. The reason of having a large second harmonic in the differential output was carefully investigated. It was found that the even harmonics at the output are generated because of a small variation in the period of the on-chip clock signal. The input clock is a single-ended sine-wave that is converted to a differential square-wave by a differential pair. When the single-ended input bits of the DAC are changed, a small variation in the on-chip digital ground potential happens due to the current in 50 Ω termination resistors. This variation in the ground potential is equivalent to variation of threshold voltage of the single-ended-to-differential converter. Consequently, the clock period is slightly (1-2 ps) changed with the input data pattern, resulting in the output distortion. The degradation of the SFDR at frequencies higher than 1 GHz in Fig. 10 is believed to be caused by this problem. This phenomenon can be alleviated by using a



Fig. 9. Measured static performance of the DAC.



Fig. 10. Variation of SFDR with signal frequency.



Fig. 11. Output spectrum at $f_{out} = 985$ MHz, and $f_{CK} = 5$ GHz: (a) measured and (b) simulated.

Table 3. Measurement summary.

Resolution	8-bit
Sampling rate	5 GS/s
Supply voltages	2 V, 3 V
Power consumption	26 mW
Full scale output	4 mA _{pp,diff}
INL/DNL	0.29/0.58 LSB
SFDR at fin	51 dB at 100 MHz, 48 dB at 1 GHz
Technology	0.13 μm BiCMOS, <i>f_T/f</i> _{max} : 250/300 GHz

clock input with faster rise/fall times. This is the reason why in Fig. 10, the SFDR improves by increasing the clock frequency. Employing differential signaling for both data and clock inputs could be a better solution. After fixing this problem, and according to both theoretical analysis and transistor-level simulations, we expect the SFDR of the DAC to remain above 48 dB up to the Nyquist output frequency. As shown in Fig. 11, even in the current design, the third harmonic level of the output signal is -55 dB, which shows that the distortion caused by the finite output impedance and datadependent delay is acceptable for 8-bit operation. Effective number of bits (ENOB) of the DAC, derived from the measured spectrum, is close to 8 bit at low-output frequencies but drops to 6.8 bit when output frequency approaches 1 GHz. Reduction of the ENOB is also contributed to the harmonics and spurs that are caused by the variations of the clock period. Table 3 summarizes the specification of the DAC.

V. CONCLUSION

A high-speed, low-power, binary-weighted DAC was presented. This work shows that modern BiCMOS technologies offer the capability to realize high-performance CSC for a medium-resolution binary-DAC in the GHz range. A prototype chip was fabricated and an SFDR of 48 dB was achieved up to 1 GHz output frequency, while dissipating only 26 mW.

ACKNOWLEDGEMENTS

This work was in part supported by the Celtic project 100GET. Authors would also like to thank Mr Frank Popiela from IHP for preparing the test PCB.

REFERENCES

- Niknejad, A.M.: Siliconization of 60 GHz. IEEE Microw. Mag., 1 (2010), 78–85.
- [2] Takahashi, H.; Kosugi, T.; Hirata, A.; Murata, K.; Kukutsu, N.: 10-Gbit/s BPSK modulator and demodulator for a 120-GHz-band wireless link. IEEE Trans. Microw. Theory Tech., 5 (2011), 1361– 1368.
- [3] Lu, L.; Zhang, X.; Funada, R.; Sum, C.S.; Harada, H.: Selection of modulation and coding schemes of single carrier PHY for 802.11ad multi-gigabit mmWave WLAN systems, in IEEE Symp. Computers and Communications (ISCC), Kerkyra, 2011, 348–352.
- [4] Barale, F.; Iyer, G.B.; Perumana, B.G.; Sen, P.; Sarkar, S.; Rachamadugu, A.; et al.: Pulse Shaping and Clock Data Recovery for Multi-Gigabit Standard Compliant 60 GHz Digital Radio, in IEEE MTT-S Int. Microwave Symp. (IMS), Anaheim, 2010, 908–911.
- [5] Khafaji, M.; Gustat, H.; Sedighi, B.; Ellinger, F.; Scheytt, J.C.: A 6-bit fully binary digital-to-analog converter in 0.25-μm SiGe BiCMOS for optical communications. IEEE Trans. Microw. Theory Tech., 9 (2011), 2254–2264.
- [6] Greshishchev, Y.M.; Pollex, D.; Wang, S.C.; Besson, M.; Flemeke, P.; Szilagyi, S.; et al.: A 56GS/S 6b DAC in 65 nm CMOS with 256 × 6b memory, in IEEE Int. Solid-State Cir. Conf. (ISSCC), San Francisco, 2011, 194–195.
- [7] Nagatani, M.; Nosaka, H.; Yamanaka, S.; Sano, K.; Murata, K.: Ultrahigh-speed low-power DACs using InP HBTs for beyond 100-Gb/s/ch optical transmission systems. IEEE J. Solid-State Cirtcuits, 10 (2011), 2215–2225.
- [8] Kim, B.C.; Cho, M.; Kim, Y.; Kwon, J.: A 1 V 6-bit 2.4 GS/s Nyquist CMOS DAC for UWB systems, in IEEE MTT-S Int. Microwave Symp. (IMS), Anaheim, 2010, 912–915.
- [9] Wu, X.; Palmers, P.; Steyaert, M.: A 130 nm CMOS 6-bit full Nyquist 3GS/s DAC. IEEE J. Solid-State Circuits, 11 (2008), 2396–2403.
- [10] Tseng, W.-H.; Wu, J.-T.; Chu, Y.C.: A CMOS 8-Bit 1.6-GS/s DAC with digital random return-to-zero. IEEE Trans. Circuits Syst. II Express Briefs, 1 (2011), 1–5.
- [11] Savoj, J.; Abbasfar, A.; Amirkhany, A.; Jeeradit, M.; Garlepp, B.W.: A 12-GS/s phase-calibrated CMOS digital-to-analog converter for backplane communications. IEEE J. Solid-State Cirtcuits, 5 (2008), 1207–1216.
- [12] van den Bosch, A.; Borremans, M.A.F.; Steyaert, M.S.J.; Sansen, W.: A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter. IEEE J. Solid-State Circuits, 3 (2001), 315–324.

- [13] Cao, J. Lin, H.; Xiang, Y.; Kao, C.; Dyer, K.: A 10-bit 1GSample/s DAC in 90 nm CMOS for embeded applications, in IEEE Custom Integrated Circuits Conf. (CICC), San Jose, 2006, 166–169.
- [14] Lin, C.-H.; van der Goes, F.; Westra, J.; Mulder, J.; Lin, Y.; Arslan, E.; et al.: A 12b 2.9 GS/s DAC with IM₃ <- 60 dB beyond 1 GHz in 65 nm CMOS, in IEEE Int. Solid-State Circuits Conf. (ISSCC), San Francisco, 2009, 74–75.
- [15] Razavi, B.: Principles of Data Conversion System Design, IEEE-Press, Piscataway, NJ, 1994.
- [16] Gray, P.R.; Hurst, P.J.; Lewis, S.H.; Meyer, R.G.: Analysis and Design of Analog Integrated Circuits, 4th ed., John Wiley, New York, 2001.
- [17] Chen, T.; Gielen, G.: The analysis and improvement of a current steering DAC's dynamic SFDR-I: the cell dependent delay difference. IEEE Tran. Circuits Syst.-I, 1 (2006), 3–15.
- [18] Van den Bosch, A.; Steyaert, M.; Sansen, W.: SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters, in Int. Conf. Electronics Circuits and Systems (ICECS), Pafos, Cyprus, 1999, 1193–1196.



Behnam Sedighi received the Ph.D. degree from Sharif University of Technology, Tehran, Iran, in 2008. He has been with KavoshCom, Tehran, Iran, as a Senior Designer, and with United Microelectronics Corporation (UMC), Hsinchu, Taiwan, as a Doctoral Intern involved with high-speed analog integrated circuits and data converters.

From 2009 to 2011, he was a Senior Research Scientist with IHP Microelectronics, Frankfurt (Oder), Germany, where he was developing analog/mixed-signal circuits for optical communications. He joined center of energy efficient telecommunications, University of Melbourne, VIC, Australia in 2011. He is now with National ICT Australia, University of Melbourne, VIC, Australia. His research interests include data-converters, broadband ICs, and nanoelectronics.



Mahdi Khafaji was born in Tehran, Iran, in 1982. He received the B.Sc. and M.Sc. degrees in electronic engineering from the University of Tehran, Tehran, Iran, in 2004 and 2007, respectively, and is currently working toward the Ph.D. degree with the Dresden University of Technology (TU Dresden), Dresden, Germany. In 2007, he was with Kavosh-

Com, Tehran, Iran. Since 2008, he has been with IHP Microelectronics, Frankfurt (Oder), Germany. His research interests include high-speed data converters and broadband circuits for optical communication.



Johann Christoph Scheytt received the Diploma degree (M.Sc.) and Ph.D. degree (with highest honors) from Ruhr-University, Bochum, Germany, in 1996 and 2000, respectively. In 2000, he co-founded advICo Microelectronics GmbH, a German integrated circuit (IC) design house. For 6 years, he was the Chief Executive Officer (CEO) with

advICo Microelectronics GmbH, during which time he was responsible for various projects in the area of wireless and fiber-optic IC design. Since 2006, he has been with IHP Microelectronics, Frankfurt (Oder), Germany, where he is Head of the Circuit Design Department, a group of about 30 researchers involved with high-frequency and broadband IC design. He has authored or coauthored over 80 papers. He holds 12 patents. His research interests include RFIC and broadband IC design, phase-locked loop (PLL) techniques, and design with SiGe BiCMOS.