

RESEARCH PAPER

A true-time-delay networks design technique

ALBERTO LEGGIERI, DAVIDE PASSI AND FRANCO DI PAOLO

This paper proposes a technique to design wide band switched-line (SL) true-time-delay (TTD) networks, commonly used for phased array antenna (PAA) applications. This study investigates the constant-delay behavior of switched-line phase shifters based on single-pole double-throw (SPDT) switches. Circuit sizing starts by considering the effective S-parameters of the switches, to use their non-idealities as an integral part of the phase shift linearly dependent to the frequency and by considering, from the beginning, the possible spatial positioning of elements that allows the circuit feasibility as a design target. The aim of this study is to provide a technique suitable for the design of well-matched TTD networks with a flat delay in wide bandwidth. In this paper, we propose new design formulas for which we show a single-frequency implementation. A computational strategy is used to obtain numerical solutions of the derived equations with this study. Finally, a monolithic X-band TTD circuit example is shown.

Keywords: Active array antennas and components, Circuit design and applications, True time delay

Received 14 November 2013; Revised 2 October 2014; Accepted 12 October 2014; first published online 6 November 2014

I. INTRODUCTION

Switched-line phase shifters (SLPS) are suitable for constant time delay to develop true-time-delay (TTD) networks, well known for their accurate linear trend in frequency phase shifts along enough wide bands, essential for the precise beam-forming required for phased array applications. Since agile beams of electronically scanned arrays provide significant system advantages, phased-array technology is receiving considerable attention by the military and industry for airborne, space, surface, and ground-based applications [1–4].

Phased arrays are immobile ensemble of antennas in which, by varying the progressive phase excitation of each component, the beam can be oriented in any direction. This approach is widely used in both military and civilian applications. However, wide bandwidth is not available employing traditional electrical feeding networks due to their intrinsic narrow band nature. Conventional phase shift for a specific steering angle is decoupled from scanning frequency, resulting in beam squinting when the frequency changes. This is the problem that affects constant phase (CP) shifters.

Wide aperture arrays for transmitting and receiving wide band signals suffer beam broadening when steered away from the array normal using phase delays between the array elements. This beam dispersion is eliminated if time delays instead of phase shifts are used between antenna array elements [5–8].

TTD steering techniques are necessary to make the far-field pattern independent of the microwave frequency. If time shift is set according to a particular steering direction, then the microwave phase shift can follow the frequency scan to

avoid beam squinting [6, 9]. In terms of phase, a TTDL is a phase shifter with linear phase variation with frequency. This result from the fact for a constant phase velocity, the wave number is proportional to the frequency [10].

The most popular TTD configurations are: SL type, reflection type, and distributed type [11].

The SL type [12, 13] is based on different length transmission lines which are switched to produce different delays. It has an excellent performance over a large bandwidth but the size of this device is its major drawback. The bandwidth is not limited by the dispersion in the line but rather by the quality of the switching devices.

For applications where space saving is a major issue, a sensible choice is the reflection type [14, 15], which reduces the length of the lines by two by taking advantage of the reflected wave. From this point of view, the reflection type is rather an evolution of the switched type than a completely new topology. The limitation on this device is also fixed by the switches but even more significantly the 3-dB coupler needed at the input which will limit the bandwidth performance of the device. The problem is usually addressed using a Lange coupler, which guarantees an acceptable bandwidth. However, this type of design is still not suitable if wide bandwidth is a strong specification.

The distributed type is most performing in the highest frequencies (above 20 GHz), when compared with the other types [16, 17]. This kind of TTD takes advantage of the fact that the wave velocity depends on the line-distributed capacitance value. Consequently, such a design is a transmission line whose line-distributed capacitance can be controlled. Most designs have been done on CP shifters, but it is also possible to realize microstrip-distributed TTD [10].

In the proposed study, we collect the wide bandwidth of the SL and the small size of the reflection type, while considering the SL delay path supported by the combination of the reflection given by the switches and by some opportune stubs.

Dipartimento di Ingegneria Elettronica, Università degli Studi di Roma “Tor Vergata”, Via del Politecnico, 1, 00133 Roma, Italy

Corresponding author:

A. Leggieri

Email: alberto.leggieri@uniroma2.it

Starting with an investigation of SLPS circuits, a particular topological configuration is identified. This topology, which we call “modified switched line phase shifter” (MSLPS), provides the necessary variables to obtain a solvable system of equations, in order to size the circuit elements, considering the possible spatial positioning of the components that allows the layout feasibility: it is possible, by introducing feasibility constraints as initial values of a numerical algorithm used to solve the system of equations. For this purpose, we propose an analytical approach to derive the formulas which describe the electrical behavior of the distributed circuit which we consider composed by ideal lossless transmission electron microscopy (TEM) transmission lines with the same characteristic impedance Z_c and non-ideal switches, to use their non-idealities to our advantage to obtain the desired phase shift. We have prepared a computer program to solve this dimensioning problem to reduce the timing of project development and to improve the obtainable results.

The first step of this technique is the selection of the switches to be used. After which, we can fix Z_c and the electrical length of the reference line θ_1 . Then, a technical investigation is performed on the possible layout configurations that allow the layout feasibility respecting a matching condition on the ports and a TTD behavior. In this way, feasibility constraints are established. Then we instruct the computer program defining the desired delay, the maximum return loss (RL) permitted, the S-parameters of the switches, the values of Z_o , Z_c , θ_1 , and the feasibility constraints to solve the system of equations, derived from the analytical study, to provide the values of the electrical lengths of the lines which complete the circuit.

As an application of the proposed technique, the design of a MMIC TTD network based on the Selex GaAs pHEMT E/D technology is shown. In order to employ the vendor library for the realization of a physical circuit, the ideal distributed circuit was converted in the physical circuit by dimensioning opportune real transmission lines. The parameters of such lines have been obtained using an electronic simulator by fitting, on Smith chart, the in-frequency behavior of the S-parameters of the ideal lines. Several of these lines have been implemented with lumped elements, in order to reduce the size of the circuit.

Using the proposed technique, the user can chose a possible physical shape for the future fabrication of the device and obtain a distributed circuit composed by ideal transmission lines. By implementing the proposed formulas on a calculator, he can get directly a circuit, or a set of circuits, which satisfies the design requirements, without performing the ordinary test procedure needed on circuit simulators, for example without iterating variable setting employing tuners. Designer can insert, in the first part of the program, the design requirements on delay, center frequency, insertion loss (IL), and RL and the matrix representation of the switches, in order to obtain the optimum reference line size. Afterwards, the user can insert the parameter which describes the desired geometry of the device. These constraints can be set referring, for example, on the dimension of the antennas with which the TTD will be inserted, in order to obtain a well-integrated system. The proposed dimensioning technique can be fully automatable, but we suggest to introducing manually such shaping parameters in order to drive the design toward a certain physical layout which can be inserted between or behind the single PAA's component. A further innovation, proposed in this paper, is the introduction of a modality for

the dimensioning of the TTD reference path, in order to ensure the better performances by considering the selected switches.

Moreover, since the proposed technique provides ideal line parameters, it is applicable to any process technology, such as for example waveguide with electromechanical switches and T-junctions, silicon or GaAs circuitry in hybrid or monolithic technology, with diode, transistor, or MEMS switches, or any whatever technology not yet discovered but available in the future.

II. ANALYTICAL APPROACH

In this section, a particular topology of SLPS is described and design formulas are proposed for the dimensioning of an ideal main circuit. Such circuit is composed by a set of transmission line sections, networks, and stubs and represents the fundamentals of the proposed technique.

A) Selection of the topology

The classical SLPS uses two SPDT switches. The lower path has transmission length l , whereas the upper path has transmission length $l + \Delta l$. The upper path has a phase delay longer than the lower path given by $\Delta\phi = 2\pi\Delta l$ [11].

The MSLPS has been selected. It has been developed to improve performance of monolithic SLPS [18] and consists of an SLPS with an additional capacitive open-circuited line incorporated in the delay line as shown in Fig. 1. The reason of this choice is that, having five lines instead of one in the delay path, comparing with the classical SLPS, there are more variables available to meet the requirements on both phase shift and matching condition. Furthermore, the SL delay architecture, characterized by a typical wide bandwidth is supported by the combination of the reflection given by the switches and by some opportune stubs, in order to reduce size and making the non-idealities of the switches a part of the desired circuit. The SPDT can be divided into two identical single-pole single-throw (SPST) as shown in Fig. 1, and described as ABCD matrices consisting of the parameters: A_1 , B_1 , C_1 , and D_1 for the block SPST1 and A_2 , B_2 , C_2 , and D_2 for the block SPST2. These blocks can be referred to any type of switch as field effect transistors (FET's), diodes, micro electro-mechanical systems, etc.

B) Derivation of the formulas

By decomposing the circuit in Fig. 1 along its symmetry plane, we have two identical circuits shown in Fig. 2. As shown in Fig. 3, the SPST1 block can be represented as an impedance matrix Z_1 ; and the cascade of the stub L_s , the line L_a , and




Fig. 1. The MSLPS topology.




Fig. 2. Half-circuit obtained by decomposing the circuit in Fig. 1 along its vertical symmetry plane.




Fig. 3. Impedance representation of the components.

the SPST₂ block can be represented with an impedance matrix Z_2 .

Half-circuit can be studied with separately even and odd excitation modes to obtain the voltages and the currents in both cases at the two ports; and after, with the superposition of these effects, we obtain the total voltage and current [19].

The impedance transformation performed by a transmission line of length θ is given by Pozar [19]:

$$Z = \frac{Z_L \cos \theta + jZ_c \sin \theta}{\cos \theta + j(Z_L/Z_c) \sin \theta}, \quad \text{where } j = \sqrt{-1}. \quad (1)$$

In the Even mode, the removed half of the circuit is replaced with an open circuit, and in Odd mode by a short circuit, which are transformed by the lines $L_1/2$ and $L_2/2$ and then by the two networks Z_1 and Z_2 , in Z_{b1} and Z_{b2} whose parallel constitutes the input impedance Z_b as shown in Fig. 3.

In the Even mode, the input admittance is $Y_b^+ = 1/Z_b^+$ and in the Odd mode is $Y_b^- = 1/Z_b^-$. Owing to the symmetry of the circuit, the input and output impedances are identical.

We can represent the half-circuit as a matched generator with an internal series resistance Z_o and a shunt resistance Z_b , which in even mode is equal to Z_b^+ and in odd mode to Z_b^- . In this way, we can calculate the voltage V_b and current I_b effects on this resistance which represents the TTD half-circuit, respectively, in even and odd cases. The circuits for the calculations are shown in Figs 4 and 5.

The input and output impedances are given by (2).

$$Z_b = \frac{V_b}{I_b} = \frac{Y_b^+ Z_o + Y_b^- Z_o + 2}{Y_b^+ + Y_b^- + 2Y_b^+ Y_b^- Z_o}. \quad (2)$$

The reflection coefficient at input and output ports is given by:

$$S_{11} = \frac{Z_b - Z_o}{Z_b + Z_o} = \frac{Y_b^+ Y_b^- Z_o^2 - 1}{(Y_b^+ Z_o + 1)(Y_b^- Z_o + 1)}. \quad (3)$$

In order to calculate the transmission coefficient, we consider the two ports networks properties, where V_1 is the voltage at




Fig. 4. Even-odd mode effects calculation on the output port.




Fig. 5. Even-odd mode effects calculation on the input port.

the port 1 and V_2 is the voltage at the port 2, and we obtain:

$$S_{21} = \frac{2V_2}{V_1 + Z_o I_1} = \frac{1}{Y_b^+ Z_o + 1} + \frac{1}{Y_b^- Z_o + 1}. \quad (4)$$

Defining the following functions:

$$\theta_1 = 2\pi(L_1/2)/\lambda, \quad (5)$$

$$\theta_2 = 2\pi(L_2/2)/\lambda, \quad (6)$$

$$\theta_a = 2\pi L_a/\lambda, \quad (7)$$

$$\theta_s = 2\pi L_s/\lambda, \quad (8)$$

$$G_1 = C_2 Z_c \cos(\theta_a + \theta_s) + jA_2 \sin(\theta_a + \theta_s), \quad (9)$$

$$G_2 = D_2 Z_c \cos(\theta_a + \theta_s) + jB_2 \sin(\theta_a + \theta_s), \quad (10)$$

$$G_3 = Z_c^2 \cos^2(\theta_s)(A_2 D_2 - B_2 C_2), \quad (11)$$

$$G_4 = Z_c \cos(\theta_s)[A_2 \cos(\theta_a) + jZ_c C_2 \sin(\theta_a)], \quad (12)$$

$$G_1^+ = -jZ_c \cot(\theta_1), \quad (13)$$

$$G_2^+ = -jZ_c \cot(\theta_2), \quad (14)$$

$$G_1^- = jZ_c \tan(\theta_1), \quad (15)$$

$$G_2^- = jZ_c \tan(\theta_2). \quad (16)$$

We can express Y_b^+ and Y_b^- in a compact form:

$$Y_b^+ = \frac{A_1 + C_1 G_1^+}{B_1 + D_1 G_1^+} + \frac{G_1}{G_2 - (G_3/(G_4 + G_1 G_2^+))}, \quad (17)$$

$$Y_b^- = \frac{A_1 + C_1 G_1^-}{B_1 + D_1 G_1^-} + \frac{G_1}{G_2 - (G_3/(G_4 + G_1 G_2^-))}. \quad (18)$$

A signal passing through the circuit goes out from it with an absolute phase shift in degree given by (19).

$$\phi = \frac{180}{\pi} \text{Arg} \left[\left(\frac{1}{Z_o Y_b^+ + 1} \right) - \left(\frac{1}{Z_o Y_b^- + 1} \right) \right]. \quad (19)$$

The RL that occurs at the input and output ports is given by (20).

$$RL = -20 \log_{10} \left| \frac{Y_b^+ Y_b^- Z_o^2 - 1}{(Y_b^+ Z_o + 1) (Y_b^- Z_o + 1)} \right|. \quad (20)$$

The SL TTD has two operative states: the reference state, in which the signal flows through the reference path, and the delay state, in which the signal flows through the delay path. The SPSTs must be identical. Only the state of the switches determines where the signal flows: in the reference state SPST₁ are ON and SPST₂ are OFF and we have: $A_1 = A_{on}$, $B_1 = B_{on}$, $C_1 = C_{on}$, $D_1 = D_{on}$ and $A_2 = A_{off}$, $B_2 = B_{off}$, $C_2 = C_{off}$, $D_2 = D_{off}$. In the delay state, SPST₁ are OFF and SPST₂ are ON and we have: $A_1 = A_{off}$, $B_1 = B_{off}$, $C_1 = C_{off}$, $D_1 = D_{off}$ and $A_2 = A_{on}$, $B_2 = B_{on}$, $C_2 = C_{on}$, $D_2 = D_{on}$. So we get double formulas: in the reference state we have: $Y_{b\ ref}^+$, $Y_{b\ ref}^-$, ϕ_{ref} and RL_{ref} and in the delay state we have: $Y_{b\ delay}^+$, $Y_{b\ delay}^-$, ϕ_{delay} and RL_{delay} .

By considering a single angular frequency ω and a non-dispersive medium, for a TEM line with effective dielectric constant ϵ_{eff} and length L , we have a group delay given by:

$$\tau = \frac{\partial \phi}{\partial \omega} = \frac{\partial}{\partial \omega} (\beta l) = L \frac{\partial \omega}{\partial \omega} \frac{1}{c} \sqrt{\epsilon_{eff}} = \frac{L}{c} \sqrt{\epsilon_{eff}}, \quad (21)$$

where c is the speed of the light in the vacuum. Then we can express the absolute phase shift in radians as a function of this delay in seconds and of the frequency in Hertz as in (22).

$$\phi = \beta l = L \frac{2\pi}{\lambda} = L \frac{2\pi}{c} f \sqrt{\epsilon_{eff}} = 2\pi \cdot f \tau. \quad (22)$$

Given a certain differential group delay, between the two states, as a requirement for a TTD network, this can be transformed in a differential phase shift requirement using:

$$\Delta \phi = 2\pi \cdot f \cdot \Delta \tau. \quad (23)$$

Thus, the differential phase shift of a TTD network can be defined as in (24) and the differential group delay is given by (25) which we can express as in (26).

$$\Delta \phi = \phi_{delay} - \phi_{ref}, \quad (24)$$

$$\Delta \tau = \tau_{delay} - \tau_{ref} = \Delta \phi / (2\pi f), \quad (25)$$

$$\Delta \tau = \frac{1}{2\pi f} \cdot \arg \left[\frac{1}{Z_o \cdot Y_{bdelay}^+ + 1} + \frac{1}{Z_o \cdot Y_{bdelay}^- + 1} \right] - \frac{1}{2\pi f} \cdot \arg \left[\frac{1}{Z_o \cdot Y_{bref}^+ + 1} + \frac{1}{Z_o \cdot Y_{bref}^- + 1} \right]. \quad (26)$$

Otherwise, by given an absolute phase shift in the reference state ϕ_{ref} in degree at single frequency f , as a design requirement, its related delay in seconds is given by (27) and, in the delay state we would have a delay given by (28).

$$\tau_{ref} = \frac{\phi_{ref} \pi / 180}{2\pi f}, \quad (27)$$

$$\tau_{delay} = \tau_{ref} + \Delta \tau. \quad (28)$$

Converting this delay in a phase shift, we obtain it in degree given by (29) and, by given an absolute phase shift in the

reference state in radians, the design formula with which to obtain the desired differential group delay is given by (30).

$$\phi_{delay} = 2\pi f \tau_{delay} \frac{180}{\pi}, \quad (29)$$

$$\phi_{delay} = \phi_{ref} + 2\pi f \Delta \tau. \quad (30)$$

III. DESIGN METHOD

The proposed design method is based on the numerical resolution of the equation shown before. We use a computer with a mathematical simulator including a numerical solving algorithm, where to implement a series of definitions and conditions whereby to obtain the values of the electrical lengths of the transmission lines which compose the circuit.

A) Characterization of the switches

The first step consists of retrieve information on the switches to be used. To obtain the ABCD parameters of the switches, perform an S-parameters measure with a vector network analyzer (VNA), interpolate the values and create a simulation model to be inserted into an electronic simulator. Then, on the simulator, add to the port of the model some lines of negative length equal to the length of the lines used to connect the real switch ports to the probes of the VNA to de-embed the model. Perform an S-parameters simulation with a large frequency sweep to create a report of the de-embedded S-parameters. Convert these in ABCD parameters using the classical conversion formulas.

B) Dimensioning of the reference line

In order to generate a potentially good matched circuit, it is appropriate to force the reflection coefficient of the total structure to reside in an arc of a circle identified by the intersection of the area included in the circle at desired maximum constant module of the reflection coefficient and the circle with unitary resistance or admittance, imposing a condition on the minimum RL acceptable RL_{min} given by (31) and a condition on real part of the input (or output) impedance Z_b or admittance Y_b given by (32) and (33).

$$-20 \log |S_{11}| \geq RL_{min}, \quad (31)$$

$$\text{Re}(Z_b) = 1, \quad (32)$$

$$\text{Re}(Y_b) = 1. \quad (33)$$

In this way, the circuit will be matched using only an inductive or capacitive element.

1) CONDITION OF DIRECT CONNECTION

This is the condition in which the switches are directly connected, we analyze it to know whether to use the formula (32) or (33) in the calculation of the length of the reference line. In the condition of direct connection we can see where, on the smith chart, the S_{11} parameter tends to stay. Connecting directly the switches, we assume a circuit in which all the lines have null length. In this case, the forms of indetermination, due to the null lengths of the lines, must

be removed in the formulas of Y_b^+ and Y_b^- , which become:

$$Y_b^+ = \frac{C_1}{D_1} + \frac{G_1}{G_2}, \tag{34}$$

$$Y_b^- = \frac{A_1}{B_1} + \frac{G_1}{G_2 - (G_3/G_4)}. \tag{35}$$

On a mathematical simulator, using analytical solver, define the values of Z_o , the central frequency f , the null condition on the length of the lines: $\theta_1 = 0, \theta_2 = 0, \theta_a = 0, \theta_s = 0$, the values of the ABCD parameters of the switches in the delay or reference state, that is the same in this case; insert (34), (35), (9), (10), (11), (12), and (3); then solve the system to find the value of S_{11} and see the sign of its real part. If $\text{Re}(S_{11}) > 0$ the condition to use is (32) and if $\text{Re}(S_{11}) < 0$ the condition to use is (33).

2) CONDITION OF NULL DIFFERENTIAL PHASE SHIFT

This is the limit condition in which the return losses in the two operative states are equals. If the switches were ideal, then there would be infinite insulation in interdiction state and null insertion loss in conduction state, thus the two paths of the TTD would be completely independent, and the length of the reference line could be set respecting the requirement on the minimum RL in only one state.

As the switches are not ideal, we can find the condition in which the figures of merit of the circuit such as RL and ϕ are more equal as possible in the two operative states.

The limit condition where this happens is the one in which both paths are equal; in this case, the difference of RL in reference and delay states and the differential phase shift are null. In this condition, the lines L_a and the stubs L_s have null length, which generates forms of indetermination, to be removed in the formulas of Y_b^+ and Y_b^- , which become:

$$Y_b^+ = \frac{A_1 + C_1 G_1^+}{B_1 + D_1 G_1^+} + \frac{A_2 + C_2 G_1^+}{B_2 + D_2 G_1^+}, \tag{36}$$

$$Y_b^- = \frac{A_1 + C_1 G_1^-}{B_1 + D_1 G_1^-} + \frac{A_2 + C_2 G_1^-}{B_2 + D_2 G_1^-}. \tag{37}$$

3) CALCULATION OF THE ELECTRICAL LENGTH OF THE REFERENCE LINE

For this operation we cannot obtain an exact solution, but we can obtain an optimum solution using a numeric solving algorithm. To do this, we must define the value around which to seek the solution of the system that will be calculated only at the center frequency f .

On a mathematical simulator, using a numerical solver, define the values of Z_c, Z_o , and f , the ABCD parameters of the switches in the delay or reference state, and then insert (13), (15), (36), (37), (20), the (32), or (33) depending on the position of S_{11} in condition of the direct connection, and insert the inequality (31). At this point, insert the value around which to seek the electrical length of the reference line, for example $\theta_1 = 1$ to obtain a short line, and solve numerically to find it. Then calculate the value of ϕ to use as ϕ_{ref} in the dimensioning of the other transmission lines which compose the rest of the circuit. The physical length of an ideal lossless TEM reference line, remembering that θ_1 is the electrical length of a half

reference line, can be calculated by (38).

$$L_1 = 2\theta_1/\beta, \quad \text{where } \beta = \frac{2\pi}{c}f\sqrt{\epsilon_{eff}}. \tag{38}$$

C) Dimensioning of the delay path

Once the reference line has been dimensioned, we can express all the lengths of the other lines as functions of the length of the reference line, by normalizing these ones, using some parameters of proportionality: $\alpha_2, \alpha_a, \alpha_s$ as follows:

$$L_2 = 2\theta_2/\beta, \tag{39}$$

$$L_a = \theta_a/\beta, \tag{40}$$

$$L_s = \theta_s/\beta, \tag{41}$$

$$\alpha_2 = \theta_2/\theta_1, \tag{42}$$

$$\alpha_a = \theta_a/(2\theta_1), \tag{43}$$

$$\alpha_s = \theta_s/(2\theta_1). \tag{44}$$

Note that θ_1 and θ_2 are referred to the half lengths of lines 1 and 2.

1) FEASIBILITY CONSTRAINTS

Feasibility constraints consist of the initial values around which to numerically seek the system solution, in this way we force the algorithm to solve the dimensioning problem around these values, ensuring the layout feasibility. It should be consider the possible spatial positioning of the components that allows the layout physical feasibility, giving to it a geometrically regular shape, typically square or rectangular. The two simplest rectangular examples are represented in Fig. 6. However, more configurations of layout may be used, including bended and meandered lines.

By arbitrarily assuming a particular geometric form, we are able to define a coarse combination of the values of α_2, α_a , and α_s . These coarse values may be rectified to ensure the constant delay and a good matching behavior. In other words, the user needs to suppose a possible combination of these three parameters, by on turn supposing a desired geometrical shape for the circuit. Once we have fixed the reference line, if we would obtain a physical circuit with the shape reported in the left image of Fig. 6, we can chose for example $\alpha_2 = 0.7, \alpha_a = 0.15$, and $\alpha_s = 0.6$. Or we can use $\alpha_2 = 1, \alpha_a = 0.4$, and $\alpha_s = 0.15$, if we would obtain a circuit similar to the right image of Fig. 6. These combinations of three values will be employed order to investigate the behavior of the system as described below. Furthermore, an automatic code can be written in order to suppose the possible combination of these coarse values.




Fig. 6. Examples of rectangular layout configuration: the transmission lines are black-white and the switches are orange-yellow.




Fig. 7. Example of S_{11} in reference and delay states and $\Delta\phi$ versus f . In this case, there is a matching better than 18 dB for $1 < \alpha_2 < 2$ and TTD behavior for $0 < \alpha_2 < 2$, where $\Delta\phi$ is always monotonously descending in frequency.

2) TECHNICAL INVESTIGATION

The technical investigation is the procedure whereby we can determine the permitted values of the parameters α_2 , α_a , and α_s , which ensure the constant delay and a good matching behavior of the circuit.

The constant delay is observable when $\Delta\phi$ is linearly dependent to the frequency, monotonously ascending or descending. It consists in setting two of the three parameters of proportionality and varying the remaining and the frequency too, to obtain two tridimensional graphs of RL_{ref} and RL_{delay} , and a graph of $\Delta\phi$ as functions of the frequency, where identify the region where the permitted values reside. Briefly we can say that, in the previous step, the user have selected a combination of the coarse values of α_2 , α_a , α_s by an human choice, now he need to maintain two of these three parameter as he have fixed and an automatic program vary the remaining parameter showing the IL and RL of the system.

By performing this operation for all three parameters, we can get an idea about what values to assign to the proportionality parameters, around which to numerically seek the system solution in the calculation of the electrical lengths of the transmission lines which compose the delay path. An example of these graphs is represented in Fig. 7.

On a mathematical simulator, using an analytical solver, define the values of Z_o , Z_c , the values of the ABCD parameters of the switches in the delay and reference state, the value of L_1 previously calculated at the central frequency f ; insert the parameterized design formulas, as for example from (45) to (54), and then insert the equations from (9) to (16) and the formulas from (17) to (20) both in reference and in delay state and insert (24), all these ones parameterized as vector functions of the frequency and of the parameter of proportionality that sweeping. At this point, solve analytically to find the matrices of RL_{ref} , RL_{delay} , and $\Delta\phi$. Then generate its representative graphs, which describe these values as functions of the frequency and of the parameter of proportionality swept. An example of the parameterized formulas is reported below: in this case the two fixed parameters are α_a and α_s and the sweeping one is α_2 ; so θ_2 is function of the indexes i and k respectively relating to the frequency and the L_2 line sweeps.

$$f_i = f_{start} + i \frac{f_{start} - f_{end}}{n_f}, \tag{45}$$

$$\beta_i = \frac{2\pi}{c} f_i \sqrt{\epsilon_{eff}}, \tag{46}$$

$$\alpha_{2k} = \alpha_{2start} + k \frac{\alpha_{2start} - \alpha_{2end}}{n_\alpha}, \tag{47}$$

$$L_{2k} = \alpha_{2k} L_1, \tag{48}$$

$$L_a = \alpha_a L_1, \tag{49}$$

$$L_s = \alpha_s / L_1, \tag{50}$$

$$\theta_{1i} = \beta_i L_1 / 2, \tag{51}$$

$$\theta_{2i,k} = \beta_i L_{2k} / 2, \tag{52}$$

$$\theta_{ai} = \beta_i L_a, \tag{53}$$

$$\theta_{si} = \beta_i L_s. \tag{54}$$

In the formulas above: f_{start} and f_{end} are respectively the starting and ending value of the frequency sweep, n_f is the number of steps in which the frequency axis is divided, and i is the frequency vector index; the same applies to α_{2start} , α_{2end} , n_α and k .

However, a numerical code can be written to execute automatically both the search of the feasibility constraints and the technical investigation, using as weight function a combination of the values of α_2 , α_a , and α_s to be minimize. In this case, appropriate bonds are to be inserted in order to ensure the feasibility. For example, if we chose the shape reported in the right image of Fig. 6, must be $\alpha_2 = 1$, $0.1 < \alpha_a < 0.5$, and $0.1 < \alpha_s < 0.5$.

The code can be written in order to select these bonds since the user have chosen the desired shape. The full automated program will search for the possible combinations which satisfy the conditions on the maximum RL and minimum IL chosen by the user, and it stops choosing the combination with the minimum area covered by the hypothetical circuit. This can be done by manipulating the values of the resulting α_2 , α_a , and α_s for each iteration.

3) CALCULATION OF THE ELECTRICAL LENGTHS OF THE DELAY PATH

Once the reference line has been dimensioned to have optimum matching condition in reference state, and the parameters of proportionality has been selected to ensure the

layout feasibility and rectified to ensure good matching and TTD behavior, we can proceed to design the delay path. As for the calculation of the electrical length of the reference line, for this operation we cannot obtain an exact solution, because the system to solve is non-analytically solvable, but we can obtain an optimum solution using a numeric solving algorithm.

On a mathematical simulator, using a numerical solver, define the values of Z_o , Z_c , the values of the $ABCD$ parameters of the switches in the delay and reference state, the value of θ_1 and ϕ_{ref} previously calculated, the value of the desired $\Delta\tau$, the central frequency f , the values of the three fine proportionality parameters around which to seek the solution, evaluated during the technical investigation; then insert the formulas from (6) to (8), and from (9) to (20) in reference and in delay state; insert (30), (24), and (31).

At this point, solve numerically to find the combination of the correct three values of α_2 , α_a , and α_s , which ensures the desired $\Delta\tau$ with an RL_{delay} less than the maximum specified. Perform the same solving operation using the 360° complement of the angle $\Delta\phi$ too, by summing 360 in (24). Then, perform an analytic calculation of RL and $\Delta\tau$ inserting the found values of θ_1 , α_2 , α_a , and α_s to see the in band performance of the circuit, using the same algorithm used for the technical investigation with no parameter sweeping; only sweeping the frequency we obtain the two dimensional graph of the RL and $\Delta\phi$.

All the described system can be fully automated, by linking all the design steps for which all required formulas have been provided. Furthermore, in this chapter we have shown the single-frequency implementation of the proposed formulas, by which circuit sizing starts considering the S -parameters of the switches.

This approach can be extended to a more complex but fine algorithm expanded to the all the desired bandwidth by automating the described technique for all the frequencies for which the SPST's are characterized. For example, in a numerical ambient, a "for" cycle can be employed in order to sweep all the frequencies referring to the desired delay.

IV. APPLICATION: A MONOLITHIC GaAs X-BAND SL TTD

A monolithic 3-bit X-band modified SL TTD network has been designed at the center frequency of 9.6 GHz. Using the




Fig. 8. Configuration of the SPST switch.

proposed technique, electrical lengths of ideal lossless TEM transmission lines have been dimensioned in order to obtain a high-performance circuit starting from the $ABCD$ parameters of the available switches.

The computer program we have described has been written on MATHCAD and, using this mathematical simulator, the ideal lines that compose the circuit have been designed then, on an electronic simulator, have been implemented using microstrip line sections and lumped elements on a GaAs substrate.

This model has been created by fitting the S -parameters curves in frequency on the smith chart of each ideal sized line. Described migration from ideal lines to lumped elements has been performed on AWR MW Office. The ideal transmission lines circuit, computed by the custom mathematic code, has been drawn in AWR and their S_{11} and S_{21} have been plotted in the operating bandwidth. Lumped circuit has been manually designed in order to fit these plots. Open circuit stubs have been realized by employing short circuit closed capacitors. Transmission lines have been obtained by using shunt capacitors and series inductor π -networks. Values of the lumped elements have been tuned in order to have the same response on the smith chart. Numerical computed transmission lines, implemented on the circuital simulator, had a very long electrical length but with the desired rectangular shape, therefore it was necessary to implement those using lumped elements and line sections. The aim of the transfer from numerical computed ideal circuit to the circuital model was to keep the good IL and RL reducing size while maintaining the rectangular shape.

The circuit uses individual SPSTs which consist of two Depletion FETs based on the technology Selex GaAs pHEMT E/D with $0.4 \mu\text{m}$ of channel length and $60 \mu\text{m}$ of channel width, disposed as shown in Fig. 8, in which the series element has four fingers and the shunt element one finger.

The proposed circuit operates from 8.1 to 11.1 GHz and consists of three bit TTD element of 15, 30, and 60 ps delay




Fig. 9. The SL TTD layout.

Table 1. Simulated circuit properties.

Symbol	Description	Values
$\Delta\tau$	Differential delay	15.01 – 30.00 – 45.06 – 60.11 – 74.85 – 89.89 – 104.9 ps
τ_{abs}	Absolute delay	86.02 – 101 – 116 – 131.1 – 146.1 – 160.9 – 175.9 – 190.9 ps
$\Delta\tau_{ripple}$	Differential delay ripple	$< \pm 7\%$
RL	Return loss	> 20 dB
IL_{rel}	Relative insertion loss	< 1.7 dB
IL_{abs}	Absolute insertion loss	< 7.5 dB
B	Percentage band	$\pm 15\%$
A	Area	5×2 mm ²




Fig. 10. Reflection parameters.

which operates in eight operative states, providing a differential delay from 0 to 105 ps in steps of 15 ps. The chip size is 5×2 mm² and presents a maximum insertion loss of 7.5 dB and minimum RL of 20 dB.

The circuit layout is shown in Fig. 9. Simulated performances of the proposed device are summarized in Table 1; the simulations of the reflection S-parameter and the relative delay versus frequency in each state are respectively shown in Figs 10 and 11. Phase shifts are represented in Fig. 12; relative and absolute transmission S-parameters are shown respectively in Figs 13 and 14.

We report for comparison, a brief description of two of the most performing recent GaAs MMIC-based TTD networks,




Fig. 11. Relative delays.




Fig. 12. Phase shifts.




Fig. 13. Relative transmission parameters.




Fig. 14. Absolute transmission parameters.

found in literature. The 6-bit device presented in [20] operates from 2 to 20 GHz, providing a delay from 2.5 to 145 ps. Even if the total area is 4.0×1.4 mm², the maximum IL is 25 dB and RL is not reported. Another example is described in [21]. This is a 5-bit TTD circuit with a delay from 3.3 to 106 ps operating at 5–20 GHz. The chip size is 1.04×0.85 mm², but presents a maximum insertion loss of 27 dB and minimum RL of 12 dB.

Since the simulation has been performed in a factory provided ambient, by employing the library of transistors, microstrips, lumped elements, and substrate provided by the Selex

foundry, we can consider these result with a nice grade of reliability.

V. CONCLUSION

The Modified SL TTD Network Topology has been studied and the formulas that describe its electrical behavior have been derived. To obtain wide band and good matched devices, a design technique, based on technical choices and on the numerical resolution of systems of these equations, has been developed and proposed, and a computer program, which it does, has been implemented on a mathematical simulator.

By employing the proposed technique, the reader might obtain a transmission line based circuit by implementing the reported formulas in a calculator, in which insert the design requirements, the parameters of the switches, and the parameter which describes the desired shape of the device, referring, for example, on the antenna to be use.

This results in achieving optimal performance and much project time saving, as we have documented in this paper. A monolithic 3-bit X-band modified SL TTD from 0 to 105 ps at the center frequency of 9.6 GHz has been designed with great performance: 30% of overall operative band with an RL greater of 20 dB in 10 mm² of area.

REFERENCES

- [1] Parker, D.: Phased arrays-part I theory and architectures. *IEEE Trans. Microw. Theory Tech.*, **50** (2002), 678–687.
- [2] Holpp, W.; Worning, C.: New electronically scanned array radars for airborne applications, in *Asia-Pacific Microw. Conf.*, Bangkok, 2007, 1–5.
- [3] Sarcione, M.; Puzella, A.: Technology trends for future low cost phased arrays, in *IEEE MTT-S Int. Microwave Symp. Digest*, Anaheim, 2010, 688–690.
- [4] Van Bezouwen, H.; Feldle, H.P.; Holpp, W.: Status and trends in AESA-based radar, in *IEEE MTT-S Int. Microwave Symp. Digest*, Anaheim, 2010, 526–529.
- [5] Gesell, L.H.; Feinleib, R.E.: True Time Delay Beamforming, *Essex Corporation Rome Laboratory Griffiss Air Force Base Final Technical Report*, New York, 1994, 1.
- [6] Helmy, A.A.; Entesari, K.: Reduced-size ultra-wideband true-time-delay beam-forming receivers, in *IEEE Int. Symp. on Circuits and Systems*, Rio De Janeiro, 2011, 1287–1290.
- [7] Junwei, D.; Cheung, R.: Optimized amplitude taper for a linear array of multiple true-time-delay beams, in *IEEE Int. Symp. on Phased Array Systems and Technology*, Waltham, 2010, 324–331.
- [8] Ta-Shun, C.; Hashemi, H.: True-time-delay-based multi-beam arrays. *IEEE Trans. Microw. Theory Tech.*, **61** (2013), 3072–3082.
- [9] Chen, Y.; Wu, K.; Zhao, F.; Kim, G.; Chen, R.T.: Reconfigurable true-time delay for wideband phased-array antennas, in *Proc. SPIE*, 5363, The International Society for Optical Engineering, Bellingham, 2004, 125–130.
- [10] Legay, H. et al.: Integrated antennas, in *Report on technologies and facilities assessment (Project number: FP6-IST 508009, Document number: FP6-IST 508009/2.1-D3, Activity: 2.1, Project title: Antenna Centre of Excellence)*, European Commission 6th Framework Programme, Bruxelles, 2004, 16–23.
- [11] Garver, R.V.: Broad-band diode phase shifters. *IEEE Trans. Microw. Theory Tech.*, **20** (1972), 314–323.
- [12] Gao, Y.; Zheng, Y.-B.; Bai, L.; Qin, R.: Design and modeling of 4-bit MEMS switched-line phase shifter, in *Int. Conf. on Electronics, Communications and Control*, Ningbo, 2011, 798–801.
- [13] Yang, J.G.; Lee, J.; Yang, K.: A W-band InGaAs PIN-MMIC digital phase-shifter using a switched transmission-line structure, in *Int. Conf. on Indium Phosphide and Related Materials*, Santa Barbara, 2012, 99–101.
- [14] Li, W.-T.; Kuo, Y.-H.; Wu, Y.-M.; Cheng, J.-H.; Huang, T.-W.; Tsai, J.-H.: An X-band full-360° reflection type phase shifter with low insertion loss, in *7th European Microwave Integrated Circuits Conf.*, Amsterdam, 2012, 754–757.
- [15] Di Paolo, F.: A simple, high yield 6 to 18 GHz GaAs monolithic phase shifter. *Microw. J.*, **40** (1997), 92–104.
- [16] Du, Y.; Bao, J.; Wu, W.; Cheng, T.; Mu, P.: Modeling and design of 5-bit X-band RF MEMS distributed phase shifter, in *Int. Conf. on Microwave and Millimeter Wave Technology*, Chengdu, 2010, 1770–1773.
- [17] Bovadilla, R.G.; Rehder, G.P.; Serrano, A.L.C.; Ferrari, P.: Distributed MEMS phase shifter for millimeter-wave applications, in *Symp. on Microelectronics Technology and Devices*, Curitiba, 2013, 1–4.
- [18] Maruhashi, K.; Mizutani, H.; Ohata, K.: Design and performance of a Ka-band monolithic phase shifter utilizing nonresonant FET switches. *IEEE Trans. Microw. Theory Tech.*, **48** (2000), 1313–1317.
- [19] Pozar, D.M.: *Transmission Line Theory*, in *Microwave Engineering*, 4th edn, John Wiley & Sons Inc., Hoboken, 2012, 48–59.
- [20] Willms, J.G.; Ouacha, A.; De Boer, L.; Van Vliet, F.E.: A wideband GaAs 6-bit true-time delay MMIC employing on-chip digital drivers, in *30th European Microwave Conf.*, Paris, 2000, 2–4.
- [21] Choi, J.Y.; Cho, M.-K.; Bae, D.; Kim, J.-G.: A 5–20 GHz 5-bit true time delay circuit in 0.18 μm CMOS technology. *J. Semiconduct. Technol. Sci.*, **13** (2013), 193–196.



Alberto Leggieri received his degree in Electronic Engineering in 2011 from the University of Rome “Tor Vergata”. Now, he is with S.I.T. S.p.A as R&D R.F. Engineer and R.F. Laboratory Manager in developing IORT dedicated electron accelerators, and he is attending the Ph.D. course in Electronic Engineering in developing High Power Microwave devices such as Power Spatial Combiners, Electron Guns, LINAC, Magnetrons, and Vircators. He upgraded the accelerating structures and designed several Electromagnetic and RF-MW devices of the mobile e-IORT accelerators LIAC and LIAC-S. His research interests are in applied electromagnetism, MMIC devices, Vacuum Tubes, LINAC, and Multi-physics Modeling.



Davide Passi received his degree in Electronic Engineering in July 2013 from the University of Rome “Tor Vergata”. Now, he is attending the Ph.D. course in Electronic Engineering in developing High, Medium Power, and passive Microwave devices such as Power Spatial Combiners and Power amplifiers. He designed several Spatial

Power Combining Amplifiers in collaboration with Elettronica S.p.A. His research interests are in Applied Electromagnetism, MMIC devices, and Solid State Microwave Power Amplifier.



Franco Di Paolo received his Ph.D. degree in Electronic Engineering in 1984 from the University of Rome “La Sapienza”. He has spent several years as microwave circuit designer in industries as Fatme-Ericsson S.p.A, Elettronica S.p.A, Telit S.p.A, and Finmek-Space S.p.A. Now, he is with the University of Rome “Tor Vergata”, Italy. His

research interests are in Applied Electromagnetism, Solid State Microwave Power Amplifier, and Vacuum Tube Microwave Power Amplifiers. He is an IEEE Associate Member of CAS and MTT Societies.