International Journal of Microwave and Wireless Technologies, 2010, 2(1), 75–84. Cambridge University Press and the European Microwave Association, 2010 doi:10.1017/S1759078710000115

Evaluation of GaN technology in Doherty power amplifier architectures

PAOLO COLANTONIO, FRANCO GIANNINI, ROCCO GIOFRÈ AND LUCA PIAZZON

The aim of the present paper is to highlight the possible benefits coming from the use of the GaN high electron-mobility transistor (HEMT) technology in the Doherty power amplifier (DPA) architecture. In particular, the attention is focused on the capabilities and the relevant drawbacks of a GaN HEMT technology when designing DPAs. A deep discussion of the DPA's design guidelines is also presented through the realization of three prototypes implementing different design solutions and working at 2.14 GHz. The first example is a tuned load DPA (TL-DPA), which show an average drain efficiency of 40.7% with 3 W of saturated output power in the obtained 6 dB of output back-off. The second DPA was designed implementing a class F harmonic termination for the main device, which allows an improvement of roughly 15% in output power and efficiency behavior with respect to the TL-DPA. The last DPA was realized implementing a single output matching network for both main and auxiliary devices, which allows a relevant reduction in the size of the resulting DPA, without downgrading the overall performances.

Keywords: Doherty amplifier, GaN, High efficiency

Received 26 October 2009; Revised 26 January 2010; first published online 11 March 2010

I. INTRODUCTION

Nowadays, the companies working in the communication market need to constantly increase the number of customer's services to boost their offers. From the engineering point of view, to face this challenge, it becomes mandatory to increase the data rate transmission and thus to use digital modulated signals like CDMA-2000, WCDMA, OFDM, etc. [1]. Therefore, due to the high peak-to-average power ratio (PAPR) shown by such signals, the RF transmitter, and in particular the power amplifier (PA), has to be able to amplify signals with significant time-varying envelope, maintaining its efficiency and linearity levels as higher as possible for the whole signal dynamic range. Consequently, to fulfill the increasing market requests, the research activities have been focused on different solutions to develop more efficient PAs able to operate with time-varying envelopes signals. In these cases, in fact, the instantaneous efficiency, typically optimized for the peak envelope power level, becomes less significant as compared with the average efficiency, defined as the ratio between average output power and average supplied DC power [2-4]. Therefore, the key issue in modern PA design is to develop techniques capable to improve the average efficiency [4]. Clearly, the latter depends on both the PA instantaneous efficiency and the signal probability density function, i.e. the relative amount of time spent by the input signal envelope at different amplitudes. Therefore, to obtain high average efficiency when time-varying envelope signals are used, the PA should work at the highest efficiency level in a wide

Electronic Engineering Department, Università di Roma Tor Vergata – Via del Politecnico 1, 00133 Rome, Italy. **Corresponding author:** R. Giofrè Email: giofr@ing.uniroma2.it range of its output (i.e. input) power. This requirement could be satisfactorily fulfilled by the Doherty power amplifier (DPA), as shown in Fig. 1, where its theoretical efficiency behavior is reported [5, 6]. The region with almost constant efficiency identifies the DPA output back-off (OBO) range, and it is fixed according to the PAPR of the signal to be amplified.

On the other hand, the requirement for high power, for instance in base station applications, necessitates transistors with high power density, large breakdown voltage, and high thermal capability. In this context, the research investigations on materials with large energy gap brought to the development of III-V devices with very attractive characteristics [7, 8]. In particular, the combination of the wide bandgap property of GaN technology and the availability of the AlGaN/GaN heterostructure brought the GaN high electron-mobility transistors (HEMTs) to be a serious candidate to replace actual solid state devices in application where high-power and highefficiency operation is needed [9]. With this combination, in fact, high voltage, high current, and low on-resistance can be simultaneously achieved. A space qualification is also expected in the near future and several efforts are concentrated to improve such a strategic technology. The use of GaN allows also a strong reduction in the active area required to achieve a fixed output power level as compared with GaAs technology; thus, for instance, reducing also the combining structures and their related unavoidable losses [9].

In this contribution, the possible benefits coming from both the use of GaN HEMT technology and the implementation of DPA architecture in the next generation of wireless systems are evaluated. In particular, the capabilities and the relevant drawbacks of a GaN HEMT technology [10] when designing DPAs are highlighted throughout several experimental results. Moreover, a deep discussion of the DPA's design guidelines is also presented.



Fig. 1. Theoretical efficiency behavior of a DPA.

II. GAN HEMT DEVICE

The active devices used in the following have been fabricated by SELEX Sistemi Integrati with their standard Co-planar Waveguide GaN-HEMT processing technology, based on a GaN/AlGaN/GaN epitaxial layer structure deposited on a semi-insulating SiC substrate [10]. Device fabrication technology is based on Stepper lithography, except for the Gate definition, based on electron beam lithography (EBL). Drain and source ohmic contacts were obtained by metal deposition (Ti/ Al/Ni/Au) and subsequent high-temperature rapid thermal processing (over 850 °C). Subsequently, the wafer surface is passivated using SiN plasma-enhanced chemical vapor deposition for surface protection, while the active device isolation is achieved by means of fluorine ion implantation. The Gate electrode is then formed basing on a double step EBL process, to provide a " Γ " shape to the Gate metallization with a length of $LG = 0.5 \mu m$. The deposition of SiN layer has been optimized to minimize the carrier trap concentration at the interface with the semiconductor. Moreover, the Γ -Gate geometry has been optimized to obtain the desired compromise between device breakdown and high-frequency RF gain [10]. The wafer fabrication is finally completed with Ti/Pt/Au overlay interconnection and Au-plated for lines, pads, and air bridges to provide the discrete devices in coplanar system. Figure 2 shows a photograph of the active device used to design the all DPAs reported in the following.



Fig. 2. Photo of the active device used.



Fig. 3. Typical DPA architecture.

III. DESIGN GUIDELINES FOR DPA

The modern DPAs are usually implemented by a proper combination of two active devices designed to operate as a class AB (Main) and as a class C (Auxiliary) power stage, respectively. Both PAs are connected at the output through a quarter-wave transmission line ($\lambda/4$ TLine), as shown in Fig. 3, with the aim to properly exploit the active load modulation concept performed by the Auxiliary amplifier on the Main one [5, 11, 12]. Moreover, to further increase the DPA efficiency performance, harmonic tuning strategies could also be adopted [6, 13], while to improve its linearity a baseband digital predistortion is usually implemented [14].

In any case, the behavioral analysis of DPA can be performed considering two different operating conditions [11]:

- low power, i.e. before the Auxiliary device is turned on, which is referred as break point condition;
- medium power, when both devices are active, referred as Doherty region.

In order to infer useful design relationships and guidelines, simplified models are assumed for the DPA elements. In particular, the passive components (λ /4 TLine and power splitter) are assumed to be ideally lossless, while for the active device (in the following assumed as a FET type) an equivalent linearized model is assumed, as shown in Fig. 4. It is represented by a voltage-controlled current source, while for simplicity any parasitic feedback elements are neglected and all the other ones are embedded in the matching networks.

The device output current source is described by a constant transconductance (g_m) in the saturation region, while an ON resistance (R_{ON}) is assumed for the ohmic region, resulting in the output I-V characteristics shown in Fig. 5.

In the DPA design, the device parameters to be considered are the maximum achievable output current (I_{Max}), the constant knee voltage (V_k), and the pinch-off voltage (V_p).

Usually, accounting for the PAPR of the system in which the DPA will be used, its design starts fixing the OBO value,



Fig. 4. Simplified model of the active device.



Fig. 5. I-V output characteristics of the simplified model.

defined as

$$OBO = \frac{P_{out,DPA}|_{x=x_{break}}}{P_{out,DPA}|_{x=1}}$$

$$= \frac{P_{out,Main}|_{x=x_{break}}}{P_{out,Main}|_{x=1} + P_{out,Aux}|_{x=1}},$$
(1)

where the subscripts are used to refer to the entire DPA or to the single amplifiers (Main and Auxiliary respectively). Moreover a parameter x ($0 \le x \le 1$) is used to identify the dynamic point in which those quantities are considered. In particular x = 0 identifies the quiescent state, i.e. when no RF signal is applied to the input, while x = 1 identifies the saturation condition, i.e. when the DPA reaches its maximum output power level. Similarly, $x = x_{break}$ identifies the break point condition, i.e. when the Auxiliary amplifier is turned on.

Assuming a bias voltage V_{DD} , and assuming a tuned load configuration for both amplifiers, i.e. a short circuit loading condition for the impedances at harmonic frequencies, the following consideration can be done:

- the drain voltage amplitude of the Main device is equal to $V_{DD} V_k$ both for $x = x_{break}$ and x = 1 as also highlighted by the load curves A and C reported in Fig. 6, respectively;
- the same amplitude value is reached by the drain voltage of the Auxiliary device for x = 1, as shown by the load curve "C" in Fig. 6.

Consequently the output powers delivered by the Main and Auxiliary amplifiers in such peculiar conditions become

$$P_{out,Main}|_{x=x_{break}} = \frac{1}{2}(V_{DD} - V_k)I_{1,Main}|_{x=x_{break}},$$
 (2)

$$P_{out,Main}|_{x=1} = \frac{1}{2} (V_{DD} - V_k) I_{1,Main}|_{x=1},$$
(3)

$$P_{out,Aux}|_{x=1} = \frac{1}{2} (V_{DD} - V_k) I_{1,Aux}|_{x=1},$$
(4)

where the subscript "1" is added to the current in order to refer to its fundamental component.

Now, exploiting the constitutional equation of the output $\lambda/4$ TLine and above all, remembering that the current on one side is a function of the voltage on the other side only (i.e. $V_{DD} - V_k$ that is constant in the Doherty region), it is possible to write [11]

$$V_L|_{x=x_{break}} = (V_{DD} - V_k) \frac{I_{1,Main}|_{x=x_{break}}}{I_{1,Main}|_{x=1}} = \alpha(V_{DD} - V_k), \quad (5)$$

where α defines the ratio between the currents of the Main amplifier at $x = x_{break}$ and x = 1. Moreover, considering the matching network lossless, the voltage V_L is the one across R_L and its value at the saturation (x = 1) has to be equal to $V_{DD} - V_K$. As a consequence, the following relationship rises:

$$\frac{\alpha(V_{DD} - V_k)}{I_{1,Main(x=1)}}\Big|_{x=x_{break}} = R_L$$

$$= \frac{(V_{DD} - V_k)}{I_{1,Main(x=1)} + I_{1,Aux(x=1)}}\Big|_{x=1}.$$
(6)

Therefore, from the previous equations it follows:

$$I_{1,Aux}\Big|_{x=1} = \frac{1-\alpha}{\alpha} I_{1,Main}\Big|_{x=1}.$$
 (7)

Finally, substituting (2)-(4) in (1) and accounting for (7), the following relationship can be derived:

$$OBO = \alpha^2, \tag{8}$$



Fig. 6. Evolution of the load curves for both DPA active devices.

which demonstrates that, selecting the desired OBO, the ratio between the Main amplifier currents for $x = x_{break}$ and x = 1 is also fixed as well as the ratio between the Main and Auxiliary fundamental current components.

Once again, since the DPA maximum output power value is usually fixed by the application requirements, it represents another constraint to be selected by the designer. Such maximum output power is reached for x = 1 and it can be estimated by the following relationship:

$$P_{out,DPA}\big|_{x=1} = \left(P_{out,Main} + P_{out,Aux}\right)\big|_{x=1}$$

$$= \frac{1}{\alpha} \frac{1}{2} (V_{DD} - V_k) I_{1,Main}\big|_{x=1},$$
(9)

which can be used to derive the maximum value of fundamental current component of Main device $(I_{1,Main|x=1})$, once its drain bias voltage (V_{DD}) and the device knee voltage (V_k) are fixed.

Finally, knowing the $I_{1,Main|x=1}$ value, it is possible to compute the values of R_L by (6) and the required characteristic impedance of the output $\lambda/4$ TLine (Z_o) by using

$$Z_{\rm o} = \frac{(V_{DD} - V_k)}{I_{1,Main}|_{x=1}},$$
(10)

which is derived assuming that the output voltage (V_L) reaches the value $V_{DD} - V_k$ for x = 1.

Clearly the $I_{1,Main|x=1}$ value depends on the Main device maximum allowable output current I_{Max} and its selected bias point. The latter can be expressed as a percentage of the former through the following parameter:

$$\xi = \frac{I_{DC,Main}}{I_{Max,Main}},\tag{11}$$

being $I_{DC,Main}$ the quiescent (i.e. bias) current of the Main device. Consequently, $\xi = 0.5$ and $\xi = 0$ refer to a class A and class B bias condition, respectively, while $0 < \xi < 0.5$ identifies a generic class AB bias condition.

Assuming a sinusoidal waveform for the drain current and performing a Fourier analysis is easy to demonstrate that

$$I_{1,Main}|_{x=1} = \frac{I_{Max,Main}}{2\pi} \frac{\theta_{AB} - \sin(\theta_{AB})}{1 - \cos(\theta_{AB}/2)},$$
 (12)

being θ_{AB} the current conduction angle (CCA) of the Main output current, achieved for x = 1. Moreover, the bias point ξ and the CCA θ_{AB} are related by the following relationship:

$$\theta_{AB} = 2\pi - 2 \arccos\left(\frac{\xi}{1-\xi}\right).$$
(13)

Manipulating (12), the value of $I_{Max, Main}$, required to reach the desired maximum output power, can be estimated once the bias point ξ of the Main amplifier has been selected. In order to proper select the Main device bias point ξ reducing the AM/AM distortion, in [12] a figure of merit namely gain linear factor (GLF) has been introduced. Figure 7 shows the values of ξ , which theoretically assures the best GLF, as a function of the selected OBO. This design chart provides a guideline to select the proper ξ value, having fixed the desired OBO of the DPA.



Fig. 7. Values of ξ assuring GLF = 0, as a function of the OBO.

The procedure followed to find the design parameters of the Main device can also be applied to determine the correspondent values of the Auxiliary one. In particular, it is possible to demonstrate that the final CCA of the Auxiliary device (θ_C) is a function of x_{break} value only [6]:

$$\theta_C = 2 \arccos(x_{break}).$$
 (14)

Thus, once θ_C is known, the maximum current of the Auxiliary device $(I_{Max,Aux})$ can be easily calculated by using (12), replacing $\theta_{AB} = \theta_C$ and the subscript Main with Aux, since the value of $I_{1,Aux|x=1}$ should fulfill (7).

Moreover, to assure the right turning on condition of the Auxiliary amplifier, its output current has to become greater than zero at $x = x_{break}$. Consequently, to evaluate the x_{break} value, the following transcendental equation has to be numerically solved:

$$x_{break}[\theta_{Main} - \sin(\theta_{Main})]|_{x=x_{break}} = \alpha(\theta_{AB} - \sin(\theta_{AB})).$$
(15)

It is obtained by replacing the Fourier expressions of the fundamental current component of the Main device in the definition of the parameter α given by (5). As previously highlighted, the value of x_{break} is calculated once the OBO (i.e. α) and the Main device bias point (i.e. ξ) have been fixed.

To determine the Auxiliary device bias condition, a "virtual" bias current $I_{DC,Aux}$ can be defined, which schematizes the actual bias condition (gate voltage for FET devices) required to properly control its turning on condition. In particular, known the $I_{Max,Aux}$ and the corresponding CCA θ_{C} the (negative) "virtual" bias current can be derived:

$$I_{DC,Aux} = -I_{Max,Aux} \frac{x_{break}}{1 - x_{break}}.$$
 (16)

The latter has been derived imposing that the overall Auxiliary current is equal to zero at the break point [11].

Figure 8 reports the behavior of the ratio $I_{Max,Aux}/I_{Max,Main}$ as a function of OBO and for different ξ values. From the designer point of view, the maximum currents ratio can be used as a useful information to choice the proper device periphery or scaling factor.

35



OBO = 6dB 70 30 Pout [dBm] & Gain [dB] 60 25 50 20 40 15 Gain 30 IBO = 7.2 dB10 20 5 10 0 0 20 30 10 Pin [dBm]

80

iciency

ш

Fig. 8. Ratio between Auxiliary and Main maximum currents.

In order to complete the DPA design, the input power splitter has to be dimensioned. To this purpose, the following boundary conditions have to be addressed:

- when the Main device reaches the break point condition, the Auxiliary has to be turned on;
- afterwards, the Auxiliary device has to be driven into its conduction state to achieve the $I_{Max,Aux}$ value, while assuring that the Main device simultaneously reaches its maximum current $I_{Max,Main}$.

In Fig. 9, the computed values for Λ_{Aux} (i.e. the amount of power delivered to the Auxiliary device with respect to the total input power) is reported, as a function of OBO and ξ parameters, assuming for both devices the same values for g_m and R_{in} .

Figure 9 highlights that large amount of input power has to be sent to the Auxiliary device, requiring an uneven power splitting. This aspect dramatically affects the overall gain of the DPA, which typically becomes 5–6 dB lower if compared with the gain achievable by using a single amplifier only.

Nevertheless, it has to remark that this largely unbalanced splitting factor has been inferred assuming a constant g_m for both devices. Such approximation is sufficiently accurate in

Fig. 10. Theoretical performances of a DPA.

the saturation region (x = 1), while becomes unsatisfactory for low power operation (i.e. small signal). Thus, if the bias point of Main amplifier ξ is selected roughly lower than 0.2, the predicted gain overestimate the gain in actual experimental conditions.

Once the DPA design parameters have been settled, closed form equations for the estimation of the achievable performances can be obtained, as reported in [11].

An example of the inspected theoretical performance of a DPA designed to fulfill 6 dB of OBO and 4 W as maximum output power is shown in Fig. 10.

Due to the different bias condition of both devices, the gain of the overall DPA shows a non-constant behavior, especially in the Doherty region. This results in a difference between the selected OBO and the input back-off, which generates an AM/ AM distortion in the overall DPA. As already discussed, its value can be drastically reduced by selecting the Main bias point following the GLF (Fig. 7).

In order to further clarify the DPA behaviors, Fig. 11 shows the fundamental drain currents and voltages for both Main and Auxiliary devices. These behaviors can be used in the design flow to verify whether the DPA operates in a correct way. In particular, the attention has to be focused on the Main voltage, which has to reach, at the break point (x_{break}), the maximum achievable amplitude (10 V in this example) in order to maximize the efficiency. Moreover, the Auxiliary



Fig. 9. Λ_{Aux} behavior as a function of OBO and ξ .



Fig. 11. Fundamental current and voltage components of Main and Auxiliary.

current can be used to verify that the device is turned on at the right dynamic instant. Finally, the designer has to pay attention if the Auxiliary current reaches the expected value at the saturation (x = 1), in order to perform the desired modulation of the Main resistance.

The extension of the analysis here reported, including also harmonic tuning strategies for the Main amplifier, and in particular a class F approach, was also discussed in [6]. Similarly, advanced solutions based on different output drain voltage supplies or accounting on for the RON resistance were also proposed in ref. [15].

IV. EXPERIMENTAL RESULTS USING GAN HEMT

As mentioned in the introduction, the combination of DPA architecture and the GaN technology should allow to satisfy the power, efficiency, and linearity requirements of the next generation of wireless systems.

The DPA relationships reported previously represent the basic guidelines allowing a dramatically reduction in the "time to market" design, since all the design parameters and the achievable performance are known once the active device technology is chosen.

The derived formulation has been used to design several DPAs using a GaN HEMT technology provided by Selex-SI. All circuits are realized in hybrid technology for UMTS applications (center frequency 2.14 GHz) and have been designed in order to obtain 6 dB of OBO ($\alpha = 0.501$).

The adopted active device, for both Main and Auxiliary amplifiers, is a GaN HEMT, $10 \times 100 \mu$ m gate fingers, 0.5 μ m gate length, resulting in 1 mm of gate periphery. It has been in house characterized by using both static DC and pulsed *I*-*V* measurements, together with *S*-parameters measurements. A nonlinear model has been developed and validated through load pull measurements by using the equivalent circuit approach proposed in [16]. The resulting output characteristics are depicted in Fig. 12.

From this figure, it can be easily inferred a knee voltage of $V_k = 2.4$ V, a pinch-off and built-in voltages of $V_p = -6.5$ V and $V_{bi} = 0$ V, respectively, and a maximum output current of $I_{Max} = 0.93$ A. Moreover, the device presents a power gain estimated by simulation for a class A bias condition of $G_A =$ 14.9 dB, for the selected drain bias voltage $V_{DD} = 15$ V.



Fig. 13. Photo of the realized GaN TL-DPA.

Once the limits of the device active region have been identified, using the derived formulas it is very easy either to determine the DPA design parameters or to evaluate the achievable performance. In this case, since only one periphery was available, the design started fixing the maximum current of the Auxiliary device equal to $I_{Max} = 0.93$ A.

The first example is a tuned load DPA (TL-DPA), reported in Fig. 13, implementing short circuit condition at harmonic frequencies for both active devices.

The impedances seen across the intrinsic nonlinear current sources of both Main and Auxiliary devices, obtained through a full nonlinear simulation, as compared with the theoretical ones inferred from the simplified analysis, are depicted in Fig. 14.

As can be noted, in this kind of GaN device, the intrinsic output resistance is not negligible and its effect has to be accounted in the load modulation phenomenon. Consequently, for the Main device it becomes critical to simultaneously fulfill the theoretical load conditions at the break and at the saturation points. If the load value at break point is fulfilled (in this case 77 Ω), then in saturation the resulting load becomes higher than the theoretical expected (i.e. 43 Ω instead of 38.5 Ω), so reducing the current swing and the final achievable output power. On the contrary, fulfilling the condition in saturation (38.5 Ω) the final maximum output power can be achieved, while the load value at the break point will be lower as expected (i.e. 84 Ω instead of the required 77 Ω). Clearly the second solution is most convenient in terms of achievable output power, and thus was preferred in this example, as evidenced in Fig. 14.

The comparison between the continuous wave (CW) measured performance and the simulated ones are reported in Fig. 15.



Fig. 12. Output DC I-V characteristics of the used active device.



Fig. 14. Intrinsic load impedances of Main and Auxiliary devices.



Performances at 2,14 GHz

Fig. 15. Measurements of the realized TL-DPA compared with the simulations.

In the obtained 6 dB of OBO, an average drain efficiency of 40.7% is achieved with 3 W of saturated output power.

In Fig. 15 are also reported the comparisons of the DC currents of both devices. It is interesting to highlight the role could have this kind of measurement in an experimental evaluation of DPA behavior. Since the DC currents supplied to the two devices can be easily measured, their comparisons with the expected values can put into evidence how close the realization of the amplifier and the original design are. Moreover, both the bias level of the Main amplifier and the turning on point of the Auxiliary device can be properly adjusted to overcome two practical issues: the uncertainty on the actual value of device pinch-off voltages and the lack of information related to the behavior of the Auxiliary device in its off condition.

The second DPA was designed implementing a class F harmonic termination for the Main device (F-DPA), based on the same active devices [6]. This approach was useful to highlight which are the differences in terms of design relationships and expected performances when a tuned load or class F harmonic termination is used to build a Doherty amplifier. In fact, when a tuned load solution is considered, all the harmonic components



Fig. 16. Photo of the realized GaN class F-DPA.

of the output current are short-circuited with the aim to shape a purely sinusoidal waveform for the resulting output voltage. Conversely, in high-frequency class F approach (i.e. considering only the first three harmonics), the harmonic components of the device output current are properly terminated in order to square the resulting output voltage, i.e. in order to generate the voltage harmonic components with suitable phase relationships and amplitude ratios [17]. Moreover, to have a coherent comparison between the two different approaches (tuned load and class F), the design and the realization of a 2.14 GHz class F DPA has been performed by using for both the Main and the Auxiliary amplifiers the same active devices used in the TL DPA design already presented in [12].

The photo of the realized class F DPA is reported in Fig. 16. The CW measured performance is reported in Fig. 17 compared with the simulated ones. As can be seen, in the Doherty region, an average drain efficiency of 50% has been registered while achieving a saturated output power of 3.2 W.

Moreover, Fig. 18 shows the comparison between the measured performances of the TL-DPA and the class F-DPA as a function of the output power. As can be noted, the class F-DPA shows a drain efficiency roughly 15% higher than the efficiency of the TL-DPA, as expected with a class F approach [17].

The last DPA here reported has been realized implementing a different solution to design a more compact uneven TL-DPA. The proposed solution allows the possibility to dramatically reduce the size of the resulting DPA, by using a single output matching network for both Main and Auxiliary devices, without limiting the DPA operating criteria [18]. A photo of the realized DPA is reported in Fig. 19.

This DPA was also tested with complex modulation, and in particular using a 3GPP WCDMA signal at 2.14 GHz with 4 MHz of relative bandwidth and 7.4 dB of PAPR. Figure 20 shows the input and output power spectral density at 27.7 dBm of average input power. As can be seen from the



Fig. 17. Comparison between the simulated and measured performances of the class F-DPA.

picture, the power in the adjacent channel is roughly 20 dB lower than the power in the operating band.

V. CONCLUSION

In the present paper, the features of GaN HEMT technology and DPA architecture have been investigated, as a possible answer for the requirements of the next generation of wireless systems. In particular, the attention has been focused on the capabilities and the relevant drawbacks of a GaN HEMT technology when designing DPAs. A discussion of the DPA's design guidelines has also been presented through the



Fig. 19. Photo of the realized DPA.



Fig. 18. Comparison between the measured performances of the TL-DPA and the class F-DPA.



Fig. 20. Measured output spectra for 3GPP WCDMA signal.

realization of three prototypes implementing different design solutions and working at 2.14 GHz. The first example was a tuned load DPA which showed an average drain efficiency of 40.7% with 3 W of saturated output power in the obtained 6 dB of OBO. The second DPA was designed implementing a class F harmonic termination for the Main device, based on the same active devices. In this case, the relevant differences between the two approaches have been reassumed, showing an improvement of roughly 15% in output power and efficiency behavior of class F DPA towards TL DPA. The last DPA has been realized implementing a single output matching network for both Main and Auxiliary devices, which allows a relevant reduction in the size of the resulting DPA, without deteriorating the DPA performances.

REFERENCES

- [1] Steer, M.: Beyond 3G. IEEE Microwave Mag., 8 (2007), 76-82.
- [2] Raab, F.H. et al.: Power amplifiers and transmitters for RF and microwave. IEEE Trans. Microwave Theory Tech., 50 (3) (2002), 814-826.
- [3] Colantonio, P.; Giannini, F.; Limiti, E.: High Efficiency RF and Microwave Solid State Power Amplifiers, John Wiley and Sons, New York, NY, 2009.
- [4] Kennington, P.: High Linearity RF Amplifier Design, Artech House, Norwood, MA, 2000.
- [5] Doherty, W.H.: A new high efficiency power amplifier for modulated waves. Proc. IRE, 24 (1936), 1163–1182.
- [6] Colantonio, P.; Giannini, F.; Giofrè, R.; Piazzon, L.: Theory and experimental results of a class F AB-C Doherty power amplifier. IEEE Trans. Microwave Theory Tech., 57 (8) (2009), 1936–1947.
- [7] Mishra, U.K.; Shen, L.; Kazior, T.E.; Yi-Feng, W.: GaN-based RF power devices and amplifiers. Proc. IEEE, 96 (2) (2008), 287–305.
- [8] Trew, R.J.: SiC and GaN transistors is there one winner for microwave power applications? Proc IEEE, **90** (6) (2002), 1032–1047.
- [9] Mishra, U.K.; Parikh, P.; Wu, Y.-F.: AlGaN/GaN HEMTs an overview of device operations and applications. Proc. IEEE, **90** (6) (2002), 1022–1031.
- [10] Peroni, M., et al.: Design, fabrication and characterization of Γ Gate GaN HEMT for high-frequency/wide-band applications, in *Proc. 31st WOCSIDICE*, Venice, Italy, May 20–23, 2007.
- [11] Colantonio, P.; Giannini, F.; Giofrè, R.; Piazzon, L.: The AB-C Doherty amplifier, Part I: theory. Int. J. RF Microwave Comput. Aided Eng., 19 (3) (2009), 293–306.
- [12] Colantonio, P.; Giannini, F.; Giofrè, R.; Piazzon, L.: The AB-C Doherty amplifier, Part II: validation. Int. J. RF Microwave Comput. Aided Eng., 19 (3) (2009), 307–316.
- [13] Kim, J. et al.: Analysis of a fully matched saturated Doherty amplifier with excellent efficiency. IEEE Trans. MTT, 56 (2008), 328–338.
- [14] Sung-Chan, J.; Hammi, O.; Ghannouchi, F.M.: Design optimization and DPD linearization of GaN-based unsymmetrical doherty power amplifiers for 3G multicarrier applications. IEEE Trans. Microwave Theory Tech., 57 (9) (2009), 2105–2113.
- [15] Colantonio, P.; Giannini, F.; Giofrè, R.; Piacentini, M.; Piazzon, L.: A design approach to increase gain feature of a Doherty power amplifier, in *Proc. 4th European Microwave Integrated Circuit Conf.*, *EuMIC 2009*, Rome, Italy, September 2009, 25–28.

- [16] Cabral, P.M., Pedro, J.C., Carvalho, N.B.: Nonlinear device model of microwave power GaN HEMTs for high power-amplifier design. IEEE Trans. Microwave Theory Tech., 52 (11) (2004), 2585–2592.
- [17] Colantonio, P.; Giannini, F.; Leuzzi, G.; Limiti, E.: On the class-F power amplifier design. Int. J. RF Microwave Comput. Aided Eng., 9 (2) (1999), 129–149.
- [18] Colantonio, P.; Giannini, F.; Giofrè, R.; Piazzon, L.: GaN Doherty amplifier with compact harmonic traps, in *Proc. European Microwave Conf., EuMC 2008*, Amsterdam, The Netherland, October 2008, 1553–1556.



Paolo Colantonio was born in Roma, Italy on March 22, 1969. He received the degree in electronic engineering from University of Roma "Tor Vergata" in 1994 and the Ph.D. in Microelectronics and Telecommunications in 2000. In 1999 he became a Research Assistant at the same university, where since 2002 he 83

has been a Professor of Microwave Electronics. His main research activities are in the field of nonlinear microwave circuit design methodologies, nonlinear analysis techniques and modeling of microwave active devices.



Franco Giannini was born in Galatina (LE) Italy, on November 9, 1944. He received the Electronics Engineering (summa cum laude) from the University of Roma "La Sapienza", Rome, Italy, in 1968. Since 1980, he has been a Full Professor of applied electronics with the University of Rome Tor Vergata, Rome, Italy. Since 2001, he has been an

Honorary Professor with theWarsaw University of Technology (WUT), Warsaw, Poland. He has been involved with problems concerning modeling, characterization, and design methodologies of linear and nonlinear active microwave components, circuits, and subsystems, including monolithic microwave integrated circuits (MMICs). He is a consultant for various national and international industrial and governmental organizations, including the International Telecommunication Union and the European Union. He has authored or coauthored over 340 scientific papers. Prof. Giannini is a member of the Board of Directors of the Italian Space Agency (ASI). He is president of the GAAS Association. He has also been a member of numerous committees of international scientific conferences. He was the recipient of the Doctor Honoris Causa degree from the WUT in 2008.



Rocco Giofrè was born in Vibo Valentia (Italy) on August 13, 1979. He received the electronic engineering degree (M.S. Eng.), summa cum laude, from University of Roma "Tor Vergata" in 2004 and the Ph.D. degree in space systems and technologies in 2008 from the same University. He is presently a researcher at the Electronics Engineering

Department of the University of Roma "Tor Vergata". His

research interests include RF power amplifier theory, design and test, linearization techniques, and efficiency improving techniques. He was recipient of the 2005 Young Graduated Research Fellowship presented by the Gallium Arsenide application Symposium Association (GAAS) and of the best paper award at the 2th EuMIC Conference in 2007. He has authored or coauthored over 50 scientific papers.



Luca Piazzon was born in Frascati, Italy, in 1982. He received the B.S. degree in Electronic Engineering from Tor Vergata University, Rome, Italy, in 2007. Currently, from November 2008, he is a Ph.D. Student at the Tor Vergata University. His current research interests include RF power amplifier theory, design and test, linearization techniques, and

efficieny improving methodologies.