RESEARCH PAPER

A new methodology for optimal RF DFT sensor design

conrado k. mesadri¹, aziz doukkali¹, philippe descamps¹ and christophe kelma²

In this paper, a new methodology to compare the robustness of sensor structures employed in radiofrequency design for test (RF DFT) architectures for RF integrated circuits (ICs) is proposed. First, the yield loss and defect level of the test technique is evaluated using a statistical model of the Circuit under Test (obtained through non-parametric statistics and copula theory). Then, by carrying out the dispersion analysis of the sensor architecture, a figure of merit is established. This methodology reduces the number of iterations in the design flow of RF DFT sensors and makes it possible to evaluate process dispersion. The case study is a SiGe:C BiCMOS LNA tested by a single-probe measurement.

Keywords: RFID and sensors, Wide-bandgap semiconductors devices and technologies, Reliability and statistical analysis

Received 15 December 2011; Revised 26 April 2012; first published online 3 July 2012

I. INTRODUCTION

The study of radiofrequency design for test (RF DFT) techniques has become fundamental to reach the required quality standards for System-on-Chip (SoC), and to tackle the high test costs of RF chips (mainly due to the usage of expensive RF automated test equipment (ATE) and long test time). Hence, by adding additional on-chip circuitry, the cost of the test can be reduced [1–3].

The aim of RF DFT sensors is usually to convert high-frequency dynamic parameters either into DC or baseband signals that can be handled more easily. According to [4–6], they must be robust against process and mismatch variations, and have an accurate conversion gain, wide linearity and dynamic range, low-integrated output noise, and high input impedance. A small area and a low power overhead are also desired for a higher integration capability.

On a test perspective, those extra design blocks will always degrade the test efficiency when compared with the ideal probe measurement. By analogy, the sensor 'parasitic' may be seen as a 'noise' source in the ideal probing signal path. Therefore, by taking a signal-to-noise ratio approach, a figure of merit can be established.

II. CASESTUDY

To validate our methodology, we chose a narrowband 11.7 GHz LNA (designed in a SiGe:C BiCMOS technology) to act as our Circuit under Test (CUT) [7, 8].

¹LaMIPS, Laboratoire Commun CRISMAT-NXP Semiconductors-PRESTO Engineering, UMR 6508 CNRS, 6 Boulevard Maréchal Juin, Caen, France. Phone: + 33 231 456 029

²NXP Semiconductors, 2 Esplanade Anton Philips, Campus Effiscience, Colombelles BP 20000, Caen 14096, Cedex 9, France

Corresponding author:

P. Descamps

Email: philippe.descamps-lamips@nxp.com

The low noise amplifier (LNA) circuit schematic used is shown in Fig. 1, where L_b and L_c are surface-mounted inductors and C_d are metal insulator metal (MIM) decoupling capacitors. For the sake of simplicity, the biasing circuit was omitted. From the simulation standpoint, the whole circuit occupies a 110 547 μ m² surface (0.11 mm²) and accounts for six bipolar junction transistor (BJT) transistors, four surface-mounted inductors, four MIM capacitors, five complementary metal-oxide semiconductor (CMOS) transistors, and six thin film resistors.

In our analysis, the circuit is considered 'functional' when all of the following specifications are inside their $\pm 3\sigma$ interval: S_{21} (forward power gain), S_{11} (input return loss coefficient), *NF* (Noise Figure), CP_{1-dB} (1-dB compression point), and *IP*₃ (third-order intercept point). As the CUT is a low-noise amplifier, so a linear analog circuit, the other parameters were not considered in statistical modeling. Due to its strong statistical correlation with the defined specifications, we decided to estimate the dispersion of the output AC peak voltage. To properly monitor this parameter, we need to convert the AC magnitude into a DC level signal, which is realized by employing the RF amplitude detector described in [9].

It must be highlighted that both the circuit and the sensor were not in fact produced. All the results in this framework were entirely based on simulations in CADENCE environment. Also, this analysis was solely focused on the defect coverage enhancement provided by the sensor. Therefore, any open parameters concerning the test itself (required power, response time, etc.) were discarded due lack of information on ATEs.

III. STATISTICAL MODELING

First, a sample of N = 1000 circuits was generated through Monte Carlo's simulation with respect to the technology process and mismatch variations (in the CADENCE SPECTRE RF environment). Figure 2 shows the simulation schematic.



Fig. 1. LNA circuit schematic.

As a result, each one of the five targeted specification parameters along with the test measure are now represented by an *N*-size statistical sample set (random variables).

However, in order to have a representative sample set for the test efficiency evaluations, our circuit sample needs to be resized to $N = 10^6$, giving thus a parts per million (ppm) precision. Given that the Monte Carlo's simulation time is proportional to N and that the first simulation lasted 4 h, a million size sample set simulation would take almost 6 months to be accomplished. Thus, some statistical manipulations are needed.

A) Non-parametric density estimation

By using the Parzen–Rosenblatt window method [10], which consists of a kernel density estimator (KDE), it is possible to estimate the marginal distribution function of each random variable of interest (the five specifications and the measurement). This way, new samples can be generated respecting the probability distributions provided by the first simulation samples. In this case, the KDE employed can be described by the following function:

$$\widehat{f}(x,h) = \frac{1}{nh} \sum_{i=1}^{n} K\left(\frac{x - X_i}{h}\right),\tag{1}$$

where f(x, h) in the estimated marginal density function X_i is the *i*-*i*th sample of the random variable to be estimated, h is



Fig. 2. Ideal measurement simulation schematic.

the window factor, and *K* is a kernel function. In fact, $\hat{f}(x, h)$ is found by replacing each sample of the random variable by the kernel function rescaled by a factor *h* (Fig. 3).

In our case, an optimized bandwidth estimator based on the Epanechnikov kernel function was employed to minimize the integrated mean square error of each estimated function (the same is proposed in [10]):

$$K(x) = \frac{3}{4} (1 - x^2)_{(|x| \le 1)}.$$
 (2)

B) Copula function

Previously, a KDE method was used to estimate the marginal distribution function of each random variable. In order to take into account the existing correlations between the different variables, a multivariate joint distribution function is built by using a Gaussian Copula function (due to the normal curve resemblance of each marginal distribution) [11]:





Fig. 3. KDE procedure example.



Fig. 4. Scatter plot of V_p and NF of the original sample (blue circles) and of a recreated sample of the same size (red triangles).

where \sum is the Pearson's correlation matrix between each random variable to be correlated. ϕ denotes the standard normal cumulative distribution function and *x* is the vector containing all the random variables to be correlated [3]. Figure 4 gives us an example of the Copula function accuracy.

Finally, this method allowed us to generate an $N = 10^6$ sample within a reasonable time frame (approximately 1 h into the MATLAB environment). Following the same steps, we generated a sample set of the same size for the measurement including the RF DFT sensor (as shown in Fig. 5).

IV. DATA ANALYSIS

Now that we have the sample sets with the desired accuracy, the specification boundaries $(\pm 3\sigma)$ are imposed to detect the number of 'defective' circuits (defined as D^i for the ideal measurement and as D^s for the sensor measurement).

In addition, if taken into account the measurement quality by establishing a cost relation between the 'functional' circuits that fail the test $(F_{rej}^{i,s})$ and the 'defective' circuits that pass the test $(D_{pass}^{i,s})$, the optimal test limits $(T_{lim}^{i,s})$ can be calculated (Fig. 6).

In our analysis, we take for granted that, from a quality perspective, it costs 10 times more to sell a 'defective' circuit than to reject a functional one $10D_{pass}^{i,s} = F_{rej}^{i,s}$ [12]. Hence, Table 1 is built for illustration.

Furthermore, accordingly to [13], two useful probabilities are defined:





Fig. 5. RF DFT sensor measurement simulation schematic.

and

$$D_L^{i,s} = \frac{D_{\text{pass}}^{i,s}}{D_{\text{pass}}^{i,s} + (N - D^{i,s} - F_{\text{rej}}^{i,s})}.$$
 (5)

Equation (4) represents the ratio between the number of 'functional' circuits that fail the test and the number of 'functional' circuits and (5) represents the ratio between the number of 'faulty' circuits that pass the test and the number of circuits that pass the test (yield loss and defect level, respectively). According to the definitions provided in (4) and (5), the yield loss and defect level are presented in Fig. 7.

Note that Y_L^I and D_L^I are not 0% since the ideal measurement is not perfectly correlated with all of the target specifications. Also, we can notice that the noise and dispersion added by the 'real' sensor considerably degrade both the yield loss and the defect level (with respect to the lower limits of Y_L^S and D_I^s settled by the ideal measurement).

V. FIGURE OF MERIT

Hence, by generalizing the above procedure, it is possible to establish a basis of comparison among sensor architectures by evoking the ratio between the output random variable (obtained from the schematics shown in Fig. 2) and a new random variable, measured at the output of the same schematic but considering that the sensor is 'ideal' (not affected



Fig. 6. Measurement quality schematic.

Table 1. $D^{i,s}$, $F^{i,s}_{rej}$, $D^{i,s}_{pass}$, and $T^{i,s}_{lim}$ (for $N = 10^6$).

Measurement	$D^{i,s}$	$F_{\mathrm{rej}}^{i,s}$	$D_{ m pass}^{i,s}$	$T_{\lim}^{i,s}$
Ideal V _p	28 963	76 437	7605	\pm 1.59 σ
Sensor V_p	34 986	160 510	16 045	\pm 1.32 σ

 $D^{i,s}$, the number of defective circuits of the ideal measure setup (i) and of the sensor measure setup (s); $F_{rei}^{i,s}$, functional circuits rejected by the ideal test setup (i) or the sensor test setup (s); $D_{pass}^{i,s}$, defective circuits not detected by the ideal test setup (i) or the sensor test setup (s).

by process dispersion, noise, and ripple):

$$\tilde{F} = \frac{\widetilde{V_{\text{out}}^R}}{\widetilde{V_{\text{out}}^I}},\tag{6}$$

where $\widetilde{V_{\text{out}}^{R}}$ is the random variable representing the 'real' sensor output and $\widetilde{V_{\text{out}}^{I}}$ is the random variable representing the output of the noiseless and dispersionless sensor. By assuming that the sensor is described by a first-order polynomial (which is reasonable, if it is operating in a linear region), \tilde{F} may be rewritten as

$$\tilde{F} = \frac{\tilde{A}\tilde{V_p} + \tilde{B} + N_S^T}{\mu_A \tilde{V_p} + \mu_B},\tag{7}$$

where \tilde{A} and \tilde{B} are the random variables representing the sensor gain and offset, respectively, N_S^T is the total integrated

Ideal Sensor 16,64 7,87 3.49 2 89 1.95 0.84

DL [% Fig. 7. Defective circuits, yield losses, and defect levels for both measurements.

YL [%]

noise at the sensor output (when connected to the CUT), \tilde{V}_p is the random variable denoting the measurement at the probing point (ideal V_p) and μ_A and μ_B represent the statistical means of the sensor gain and offset, respectively. Thus, by expressing each random variable by dispersion function \tilde{D} around his statistical mean μ

$$\tilde{F} = \frac{[\mu_A + \tilde{D}(A)][\mu_{V_p} + \tilde{D}(V_p)] + [\mu_B + \tilde{D}(B)] + N_S^T}{\mu_A[\mu_{V_p} + \tilde{D}(V_p)] + \mu_B}.$$
(8)

Then, by reorganizing (8), we obtain

$$\tilde{F} = 1 + \frac{\mu_{V_p} \tilde{D}(A) + \tilde{D}(A)\tilde{D}(V_p) + \tilde{D}(B) + N_S^T}{(\mu_A \mu_{V_p} + \mu_B) + \mu_A \tilde{D}(V_p)}.$$
(9)

As those distributions can be roughly represented by the normal law due to their Gaussian-like form, it is straightforward to show that \tilde{F} can be approximated as

$$\tilde{F} \cong N(1, \sigma_F),$$
 (10)

where $N(\mu, \sigma)$ represents a normal distribution with mean μ and standard deviation σ . Note that \tilde{F} naturally results in a Gaussian distribution function with a unitary mean and an σ_F standard deviance. As an example, Fig. 8 shows the \tilde{F} function given by the analysis of the sensor employed in our case study (and proving the validity of the approximation).

Lastly, the figure of merit may be expressed by the following constant:

$$F_m = -\log\left(\sigma_F\right). \tag{11}$$

The logarithmic operator was employed due to the low order values of σ_{F} . Hence, for an ideal sensor, $F_m \rightarrow \infty$. Although, in the real case, F_m will decrease as the sensor robustness decreases. We note that as F_m reaches infinity, the yield loss and defect level probabilities will converge on those from the ideal measurement. Hence, it is possible to see that F_m represents the signal-to-noise ratio between the



Fig. 8. \tilde{F} function distribution of our case-study (example).



Fig. 9. Normalized yield loss and defect level with respect to F_{m} .

dispersion of the ideal measurement and the total contribution of noise and dispersion at the sensor output.

In order to further evaluate this behavior, a graph was plotted by varying a 'generic' sensor dispersion, which was mathematically achieved by adding a Gaussian noise source at the 'ideal' sensor output

$$\widetilde{V_{\text{out}}^{\text{sim}}}(\sigma_{\text{sim}}) = \widetilde{V_{\text{out}}^{I}} + N(0, \sigma_{\text{sim}}).$$
 (12)

Therefore, by varying σ_{sim} (the sum of the simulated dispersion and noise amplitudes at the ideal sensor output approximated by a normal distribution), different values of Y_L^{sim} and D_L^{sim} may be obtained. In addition, by replacing (12) in (6), the corresponding F_m values may be obtained

$$\tilde{F}(\sigma_{\rm sim}) = 1 + \frac{N(o, \sigma_{\rm sim})}{(\mu_A \mu_{V_p} + \mu_S) + \mu_A \tilde{D}(V_p)}.$$
 (13)

Note that the sensor input impedance was considered much greater than the load impedance. Lastly, by plotting the normalized values of Y_L^{sim} and D_L^{sim} (with respect to the ideal measurement lower limits) in function of F_m , Fig. 9 is obtained.

As expected earlier, the curve presents an 'ideal' region in which $Y_L^s \approx Y_L^i$ and $D_L^s \approx D_L^i$, a middle region where Y_L^S and D_L^s decreases almost linearly with respect to F_m and a 'noisy' region where the dispersion and/or noise are so great (low values of F_m) that the test is no longer capable of distinguishing the CUT deviations from the 'noisy' sensor (where Y_L^S and D_L^s becomes constant). Note that for our case study, there is no benefit in increasing the sensor robustness higher than 50 dB, so this value can be used as a prior reference in the early stages of the DFT sensor design. Also, the F_m factor may be used to rapidly compare DFT architectures designed exclusively for a given application (CUT).

One may alternatively consider working with a simpler and less precise figure of merit, which can be easier and less time consuming to obtain (Fig. 10).

This time, the CUT is replaced by a signal source whose output impedance equals the CUT one (or the system reference impedance) and whose peak amplitude value has a $E[V_{\text{Pin}}] = \mu_{\text{in}}$ and a $\sigma_{\text{in}} = 0$ (a perfect deterministic signal). Hence, the alternative figure of merit (denoted by \tilde{F}) is obtained by

$$\tilde{F}' = \frac{\widetilde{V_{\text{out}}^{R'}}}{\widetilde{V_{\text{out}}^{l'}}}.$$
(14)

Likewise, $\widetilde{V_{out}^R}$ is the 'real' (noisy) sensor output and $\widetilde{V_{out}^I}$ is the 'ideal' sensor output (noiseless and dispersion less). Hence, by making the same assumptions used beforehand (that the sensor is working in a linear region and that both signals roughly resemble Gaussian distributions), we obtain similar results

$$\tilde{F}' \cong N(1, \sigma_F)$$
 (15)

and

$$F'_{\rm m} = -\log\left(\sigma_F\right).\tag{16}$$

First, it must be highlighted that this alternative figure is not as accurate as the first one because it does not take into account the CUT output integrated noise and neither the product between the CUT dispersion and the sensor gain dispersion (the term $\tilde{D}(A)\tilde{D}(V_p)$ from previous analysis).

Second, even with the absence of a CUT, all the compared sensors must be operating in the same conditions (frequency, temperature, supply, fabrication process, etc.) in order to make the comparison valid.



Fig. 10. Alternative figure of merit simulation schematic.

And finally, it is not reasonable to compare values of F_m with values of F'_m because they do not result from the same statistical analysis.

VI. CONCLUSION

One of the main difficulties found in RF DFT topologies is the design of robust sensors (with respect to process dispersion) that can accurately measure the CUT vital nodes while being non-intrusive and adding as little noise as possible. In this work, a new methodology is proposed to precisely evaluate the noise and dispersion caused by the use of sensors in DFT topologies. In addition, it can also be used to obtain a prior reference for the early stages of the DFT sensor design, which can greatly reduce the number of interactions to achieve a satisfactory result during the design flow. Lastly, two figures of merit are proposed to compare the robustness of different DFT sensor architectures for a given test topology. Both the proposed figures of merit can be especially useful when evaluating sensor topologies and also provide a user-friendly orientation in the design process. Nevertheless, special attention is still required because they do not take into account any other characteristic that is not related to the sensors dispersions or noise (power overheads, surface costs, and response times).

ACKNOWLEDGEMENTS

The authors would like to thank Olivier Tesson (engineer at NXP Semiconductors) for his corrections and comments; Pedro Wilson A.F. Neto (graduate student at École Supérieure d'Ingénieurs de Caen) for his most valuable discussions; and Almir Mesadri and Vera K. Mesadri for their ever present support.

REFERENCES

- Akbay, S.S.; Haldar, A.; Chatterje, A.; Keezer, D.: Low cost test of embedded RF/analog/mixed – signal circuits in SOP's. IEEE Trans. Adv. Packag., 27 (2) (2004), 352–363.
- [2] Ellouz, S.; Gamand, P.; Kelma, C.; Vandewiele, B.; Allard, B.: Combining internal probing with artificial neural networks for optimal RFIC testing, In IEEE Int. Test Conf., 2006, Santa Clara, CA, 1–9.
- [3] Ramzan, R.; Dabrowski, J.: On-chip calibration of RF detectors by DC stimuli and artificial neural networks, In IEEE Radio Frequency Integrated Circuits (RFIC) Symp., 2008, Atlanta, GA, 571–574.
- [4] Wang, Q.; Soma, M.: RF front-end system gain and linearity built-in test, In Proc. 24th IEEE VLSI Test Symp., 2006, Berkeley, CA, 233–269.
- [5] Zhang, T.; Eisenstadt, W.R.; Fox, R.M.; Yin, Q.: Bipolar microwave RMS power detectors. IEEE J. Solid State Circuits, 41 (9) (2006), 2188–2192.
- [6] Jonsson, F.; Olsson, H.: RF detector for on chip amplitude measurement. Electron. Lett., 40 (20) (2004), 1239–1240.
- [7] Voinigescu, S.P. et al.: A scalable high-frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design. IEEE J. Solid State Circuits, **32** (9) (1997), 1430–1439.
- [8] Liang, Q.; Niu, G.; Cressler, J.D.; Taylor, S.; Harame, D.L.: Geometry and bias current optimization SiGe HBT cascade low-noise

amplifiers, In IEEE Radiofrequency Integrated Circuits (RFIC) Symp., 2002, Seattle, WA, 407–410.

- [9] Meyer, R.G.: Low-power monolithic RF peak detector analysis. IEEE J. Solid State Circuits, **30** (1) (1995), 65–67.
- [10] Stratigopoulos, H.G.; Tongbong, J.; Mir, S.: A general method to evaluate RF BIST techniques based on non-parametric density estimation, In IEEE Proc. Conf. on Design Automation and Test in Europe (DATA), 2008, Munich, 68–73.
- [11] Nelsen, R.R.: A Introduction to Copulas, Springer, New-York, 2006.
- [12] Wegener, C.; Kennedy, M.P.: Test development through defect and test escape level estimation for data converters. IEEE J. Electron. Test.: Theory Appl., 22 (1-6) (2006), 1-6.
- [13] Sunter, S.; Nagi, N.: Test metrics for analog parametric faults, In Proc. 17th IEEE VLSI Test Symp., 1999, San Diego, CA, 226–234.



Conrado K. Mesadri was born in Curitiba, Paraná, Brazil, on May 7, 1988. In 2006, he started his undergraduate studies in Electric Engineering at the Federal University of Paraná (UFPR), Curitiba, Paraná, Brazil. In 2009, he was granted with a scholarship from the BRAFITEC (an international exchange program between France and

Brazil) and he graduated from the Engineering School ENSI-CAEN, Caen, France. During May 2010 to September 2010, he completed the training period at LaMIPS (Caen, France), a common research laboratory between CRISMAT, PRESTO Engineering and NXP Semiconductors, working on Radiofrequency Built-In-Self-Test (RF BIST) and Analog Design for Test (ADFT) applications. His current research interests include the design of radiofrequency low-power analog circuits, the design of RF BIST/DFT sensors, applied artificial neural networks and state-of-the-art A/D converters.



Aziz Doukkali received the Ph.D. degree from the University of Montpellier, France, in 1990. During 1990–2000, he joined the research group on superconductive materials at the CRISMAT laboratory of Caen. He was involved in various research activities on the development of thin films by molecular beam epitaxy (MBE). In 2000, he

joined the LAMIP. His research activities cover the techniques of failure analysis in near-field microscopy (AFM) and ESD. Presently, he is working in analog design of integrated circuits for wireless communication.



Philippe Descamps received the Ph.D. degree from the University of Lille, France, in 1992. During 1989–1999, he joined the research group Integrated Systems at the Institut d'Electronique, de Microélectronique et de Nanotechnologies (IEMN), Villeneuve d'Ascq, France, where he was involved in microwave research activities mainly

guided by the characterization, simulation, and design, and

by the realization of field-effect devices in high-frequency ranges for automotive applications and telecommunication systems. In 1999, he became a full Professor at the Ecole Nationale Supérieure d'Ingénieurs de Caen (ENSICAEN), France, where he currently heads the Mixed Research Laboratory of Microelectronics and Physics of Semiconductors (LaMIPS). He is mainly involved in high frequencies characterization, modelization of microwave components and of the design of integrated circuits for telecommunication applications.



Christophe Kelma graduated from the Engineering School ENSICAEN (France Normandy) in 1991. He started as an RF Test Engineer in 1992 at Philips Semiconductors. He took the lead of a Test Development and Product Engineering Team for Radio communication ICs in 1996, which aimed at developing the test tools (Wafer and Package) of RF 521

transceivers and industrializing in Production centers. Since 2002, his main focus is on Design for Test and BIST for RF devices, where he proposes new concepts to the different business lines to reduce the test costs. Since 2006, he carries on his activities within NXP as a Senior Principle RF-DFT/ Test Expert.