RESEARCH PAPER

Study of porous silicon substrates for the monolithic integration of radiofrequency circuits

MARIE CAPELLE^{1,2}, JÉROME BILLOUÉ¹, PATRICK POVEDA² AND GAEL GAUTIER¹

The silicon/porous silicon (PS) hybrid substrate is an interesting candidate for the monolithic integration of radiofrequency (RF) circuits. Thus, passive components can be integrated on the insulating PS regions close to the active devices integrated on silicon. Regarding silicon, hybrid substrates allow the improvement of RF circuits performances. To demonstrate it, coplanar waveguides have been integrated on glass, silicon, and localized PS substrates. The characterization results show that the substrate losses are reduced with PS.

Keywords: Si-based devices and IC technologies, New and emerging technologies and materials

Received 15 July 2013; Revised 13 November 2013; first published online 13 December 2013

I. INTRODUCTION

Filter devices for mobile and wireless applications in radiofrequency (RF) require the use of insulating substrates to reduce the electrical losses in the substrate. Thus, the main substrates employed for the passive component integration are glass, sapphire, or high resistivity silicon (HR Si). Nevertheless, a monolithic integration of both the passive and the active devices is impossible on these substrates and silicon is commonly used. However, it is responsible for high substrate losses at high frequency and for the decrease of passive devices performances.

The silicon/porous silicon (PS) hybrid substrate is a serious alternative to silicon for the monolithic integration of RF circuits. PS is known for its insulating properties. Indeed, Balagurov and Timoshenko report mesoporous silicon conductivity σ_{PS} of 10^{-7} (Ω .cm)⁻¹ in direct current (DC) [1, 2]. However, σ_{PS} increases with frequency. Ben-Chorin has measured a conductivity modification from 10^{-8} to 10^{-5} (Ω .cm)⁻¹ from DC signal to 10 kHz [3]. In addition, PS has a porosity-dependant permittivity ε_{PS} ranging between 2 and 11.7. Indeed, experimental values reported in the literature have already confirmed the linear decrease of ε_{PS} with the porosity [4].

PS can be used as a substrate for microelectronic applications. Numerous authors show interest in PS for passive components integration such as inductors [5], coplanar waveguides (CPWs) [6], and filters [7]. In addition, PS can be used

¹GREMAN, Université François Rabelais, 16 Rue Pierre et Marie Curie, 37071 Tours, France ²CTMicroalectronica 16 rue Pierre et Marie Curie, 27071 Tours, France

²STMicroelectronics, 16 rue Pierre et Marie Curie, 37071 Tours, France **Corresponding author:** J. Billoué

Email: jerome.billoue@univ-tours.fr

to reduce capacitive coupling with the substrate under bump pads [8] or to avoid crosstalks between the components through silicon [9]. If the PS is fabricated locally, it can be employed as a sacrificial layer for the MicroElectroMechanical Systems (MEMS) process [10] or active devices can be also integrated on the silicon regions of the hybrid substrate.

In this study, PS areas are fabricated locally on a p^+ silicon substrate for the monolithic integration of RF circuits. To quantify the effect of PS on the losses reduction, CPWs have been integrated. The performances of these devices have been extracted from the measured S parameters and compared with bulk substrates such as glass, HR Si, and low resistivity silicon (LR Si). In addition, to evaluate the effect of PS thickness, 20, 50, and 160 μ m-depth PS layers have been fabricated on the entire surface of the wafer and have been characterized. These substrates will be called later "full wafer PS".

This work shows that the insulating PS areas allow improvement of the CPW performances by reducing the substrate losses in comparison with bulk HR Si.

II. DEVICES INTEGRATION

A) PS fabrication

Both localized PS and full wafer PS have been fabricated by the anodization of a p-type silicon wafer ($\rho = 20 \text{ m}\Omega.\text{cm}$) in an electrolyte composed of 30% hydrofluoric acid, acetic acid, and water. PS thicknesses from 20 to 160 μ m have been obtained by using the anodization conditions detailed in Table 1. The average porosity measured by gravimetry [11] is between 40 and 50% in function of the current density applied. The PS obtained is mesoporous with strongly

 Table 1. Anodization conditions used to fabricate localized and full wafer

 PS silicon substrates.

Thickness (µm)	j (mA/cm²)	Duration (min)	Localized/full wafer PS
100	28	123	L
20	80	5	F
50	65	15	F
160	15	180	F

interconnected pores oriented perpendicularly to the surface (Fig. 1(a)). The pore diameters are from 7 to 10 nm.

PS localization has been performed with an inert fluoropolymer hard mask [12]. After the anodization, the mask has been etched with an O_2 plasma without damaging the PS surface. The PS region obtained has a rounded etching profile (Fig. 1(b)). This shape is a consequence of the anisotropy of PS fabrication [13]. Then, the substrate has been annealed at 300°C under N_2 for 1 h in order to stabilize the structure.

Once PS is fabricated, a 500 nm oxide is deposited on the surface as a cap layer and the component is integrated on the substrate.

B) Devices fabrication

CPWs have been integrated on HR Si ($\rho = 3 \text{ k}\Omega.\text{cm}$), LR Si ($\rho = 20 \text{ m}\Omega.\text{cm}$), glass, and PS substrates (Fig. 2). In the case of the localized PS substrate, both the pads and the lines are integrated on the PS region. The CPWs are





Fig. 1. (a) Scanning electron microscope cross section of the mesoporous silicon obtained. Pores are strongly interconnected. (b) Cross section of a localized PS area after the etching of the fluoropolymer mask.

made of a 1 μ m-thick aluminum layer ($\rho = 3.2 \times 10^{-6}$ Ω .cm) deposited by physical vapor deposition at 350°C.

The distance between the line and the ground plane (*S*) is 20 μ m, the width (*W*) is equal to 10 or 70 μ m and the length (*L*) is equal to 1000 or 1500 μ m. For instance, a 30 μ m-wide CPW, with a length and distance to ground respectively equal to 1500 and 20 μ m is called W30S20L1500.

III. DEVICES CHARACTERIZATION

The devices have been characterized up to 20 GHz. The measures of the S parameters have been performed on the different substrates (HR Si, LR Si, glass, full wafer PS, and localized PS) with a network analyzer previously calibrated with the Short Open Load Thru (SOLT) method. The PS thicknesses investigated are 20, 50, 100, and 160 μ m

To reduce the noises due to the measurement, the two lines extraction method has been used [14]. The de-embedding is performed thanks to the measurements of two lines of different lengths (1000 and 1500 μ m). First, the <u>S</u> parameters are measured and converted to an ABCD chain matrix. They are respectively called C_1 and C_2 for the 1500 μ m (l_1) and 1000 μ m (l_2) long CPW. C_1 and C_2 can be decomposed into a cascade of three two-port networks consisting of two pads (P_1 and P_2) and the intrinsic device L (1, 2).

$$C_1 = [P_1][L_1][P_2] \tag{1}$$

$$C_2 = [P_1][L_2][P_2]$$
(2)

The multiplication of C_1 by the inverse of C_2 gives (3) where L_{1-2} (4) is the matrix corresponding to the ABCD chain of an intrinsic line with a length equal to $\Delta l = l_1 - l_2$ [15]. Z_C is the characteristic impedance and γ is the propagation constant.

$$[C_1][C_2]^{-1} = [P_1][L_1][P_2] \times [P_2]^{-1}[L_2]^{-1}[P_1]^{-1}$$

= [P_1][L_{1-2}][P_1]^{-1} (3)

$$L_{1-2} = \begin{bmatrix} \cosh(\gamma,\Delta l) & Zc.sinh(\gamma,\Delta l) \\ \frac{1}{Zc}.sinh(\gamma,\Delta l) & \cosh(\gamma,\Delta l) \end{bmatrix}$$
(4)

As $[P_1]$ and $[P_2]$ are invertible matrices and $[L_{1-2}]$ a square matrix of the same order, (5) can be deduced. The trace *T* can be calculated from C_1 and C_2 (deduced from the *S* parameters measurements). The propagation constant γ of the



Fig. 2. Typical CPW integrated on PS, glass, and silicon. S and W are respectively the distance line to the ground and the line width.

intrinsic line can be determined (6).

$$T = Trace([C_1][C_2]^{-1}) = Trace([L_{1-2}])$$

= 2.cosh(γ .\Deltal) (5)

$$\gamma = \frac{1}{\Delta l} . cosh^{-1}(T/2) \tag{6}$$

The real part of γ represents the attenuation constant α which is a function of the radiation losses, losses in the metal line (conductor losses), and in the substrate (dielectric losses). For this study, the radiation losses are neglected. The imaginary part β corresponds to the phase constant.

By this method, the effect of the substrate on the attenuation constant is studied by observing the evolution of α with the frequency up to 20 GHz (Fig. 3). It is assumed that the CPW metal losses are similar with all the substrates since the same process has been conducted. The attenuation constants measured at 20 GHz are respectively 1.73, 0.43, and 0.27 dB/mm with HR Si, localized PS, and glass substrates. This result shows that PS reduces losses in the substrate in the RF field regarding silicon.

In order to observe the effect of PS thickness on the attenuation constant, a W7oS2oL500 CPW has been integrated on full wafer PS substrates. The investigated PS thicknesses are 20, 50, and 160 μ m. The characterization results have been compared to the one obtained on the reference substrates (Fig. 4).

A high decrease of the substrate losses is obtained with the increase of PS thickness. Thus, attenuation constants of 0.23, 0.34, and 0.7 dB/mm have been measured respectively on 160, 50, and 20 μ m-thick PS at 20 GHz. At the same frequency, higher losses have been observed with the bulk silicon substrates since α is equal to 0.9 dB/mm on HR Si and 6 dB/mm on LR Si. The smallest constant attenuation has been obtained with the glass substrate (0.16 dB/mm) because this material possesses a smaller permittivity and higher resistivity than PS.

According to the results obtained on full wafer PS substrates, it can be assumed that the same trend would be obtained with a localized PS substrate. Thus, the CPW



Fig. 3. Evolution of the attenuation constant α of a W10S20L500 CPW with the frequency. The devices are integrated on glass, HR Si, and localized PS.

losses can be reduced by increasing the depth of the PS regions.

In comparison with silicon, the lowering of the attenuation constant α is linked to the decrease of losses in the PS substrate. This is explained by the insulating properties of the PS used here as a substrate. In fact, the calculated relative permittivity of the PS fabricated is between 6 and 7.5 (respectively for porosities of 50 and 40%). In addition, the resistivity of mesoporous silicon used is close to a few k Ω .cm [6]. That is why less electrical or magnetic energy is dissipated in the PS substrate than in silicon and the dielectric attenuation constant is decreased.

Then, the quality factor Q of the CPW is studied. It corresponds to the ratio of the stored energy to the dissipated power (7) [16]. The Q factor expresses the energy losses in the component taking into account the phase constant. Higher is the Q factor, better are the CPW performances. Usually, the CPW is used at the frequency where the Q factor is maximum.

$$Q = \omega \frac{\text{Stored energy}}{\text{Dissipated power}}$$
(7)

For a CPW, the *Q* factor is calculated from the attenuation constant α and the phase constant β (8).

$$Q = \frac{\beta}{2\alpha} \tag{8}$$

The Q factors of the CPW integrated on the localized PS and the reference substrates are shown in Fig. 5. The highest Q factor (12 at 20 GHz) is obtained with the glass substrate. Its value on localized PS is 9.4 whereas it is equal to 2.6 on HR Si at 20 GHz. Thus, with the integration of the line on the localized PS, the Q factor is improved by more than 200% at 20 GHz in comparison with HR Si.

Finally, the losses in the substrate are reduced with PS regarding HR Si. The best performances are obtained with the glass substrate which possesses better insulating properties than PS. However, the active devices cannot be integrated on the glass substrate when compared to the hybrid substrates.



Fig. 4. Evolution of the attenuation constant α of a W70S20L500 CPW with the frequency. The devices are integrated on glass, HR Si, LR Si and PS substrates (layers thicknesses are 20, 50, and 160 μ m).



Fig. 5. Evolution of $aW_{10}S_{20}L_{500}$ CPW *Q* factor with the frequency. The devices are integrated on glass, HR Si, and localized PS. The *Q* factor is improved by more than 200% at 20 GHz with PS in comparison with HR Si.

Similar studies have been conducted in the literature but few focus on localized PS and make comparison with HR Si. However, it is shown that the CPW performances on PS can be improved by increasing the porosity, thickness, or by PS oxidation. Thus, Sarafis et al's work on aluminum CPW integrated 150 μ m-thick PS with porosities from 70 to 80% [6]. They obtained α and Q factor respectively equal to 0.15 dB/ mm and 15 at 25 GHz. Then, an α of 1.5 dB/mm has been measured on 20 μ m-thick oxidized PS whereas losses on silicon were 13.5 dB/mm at 35 GHz [17].

IV. CONCLUSION

In this work, the interest of the Si/PS hybrid substrate for the monolithic integration of RF circuits has been shown. Insulating PS regions have been fabricated on a p^+ silicon substrate through a fluoropolymer mask. CPWs have then been integrated on the PS areas and characterized. The results have been compared to the one obtained on the glass, HR, and LR Si substrates.

The two lines method has been used to reduce the measurement noises and characterize an intrinsic line.

The results obtained have demonstrated that the substrate losses are reduced with PS regarding HR Si. Thus, the *Q* factor is improved by more than 200% and α is decreased by 1.3 dB/ mm at 20 GHz with the localized PS substrate.

The silicon/PS hybrid substrate appears here as an alternative solution to silicon for the monolithic integration of RF systems since it provides a better integration rate, improves passive devices performances, and is compatible with CMOS industrial processes.

REFERENCES

- Balagurov, L.A.: Electronic transport in porous silicon of low porosity made on a p⁺ substrate. Mater. Sci. Eng. B, 69–70 (2000), 127.
- [2] Yu, V.: Timoshenko: free charge carriers in mesoporous silicon. Phys. Rev. B, 64 (8) (2001), 1.
- [3] Ben-Chorin, M.: Hopping transport on a fractal: ac conductivity of porous silicon. Phys. Rev. B, 51 (4) (1995), 2199.

- [4] Issa, H.: On-chip high-performance millimeter-wave transmission lines on locally grown porous silicon areas. IEEE Trans. Electron Devices, 58 (11) (2011), 3720.
- [5] Capelle, M.: RF performances of inductors integrated on localized p⁺-type porous silicon regions. Nanoscale Res. Lett., 7 (2012), 523.
- [6] Sarafis, P.: Dielectric permittivity of porous Si for use as substrate material in Si-integrated RF devices. IEEE Trans. Electron Devices, 60 (4) (2013), 1436.
- [7] Lee, J.S.: MCM technology for RF tunable band pass filters implemented by integration of GaAs FETs and selectively oxidized porous silicon (SOPS), in IEEE, Electronic Components & Technology Conf., 2010, 426.
- [8] Chong, K.: Low capacitance and high isolation bond pad for highfrequency RFICs. IEEE Electron Device Lett., 26 (10) (2005), 746.
- [9] Kim, H.S.: Effective crosstalk isolation through p⁺ Si substrates with semi-insulating porous Si. IEEE Electron Device Lett., 23 (3) (2002), 160.
- [10] Hedrich, F.: Structuring of membrane sensors using sacrificial porous silicon. Sens. Actuators A, 84 (3) (2000), 315.
- [11] Brumhead, D.: Gravimetric analysis of pore nucleation and propagation in anodised silicon. Electrochim. Acta, 38 (2) (1993), 191.
- [12] Defforge, T.: Plasma deposited fluoropolymer film mask for local porous silicon formation. Nanoscale Res. Lett., 7, (2012), 344.
- [13] Astrova, E.V.: Anisotropy effects in electrochemical etching of p^+ -Si. J. Electrochem. Soc., **159** (3) (2012), D172.
- [14] Mangan, A.M.: De-embedding transmission line measurements for accurate modeling of IC designs. IEEE Trans. Electron Devices, 53 (2) (2006), 235.
- [15] Dworsky, L.N.: Modern Transmission Line Theory and Applications, vol. 260, *Wiley*, New York, 1979.
- [16] Bahl, I.J.: Lumped Elements for RF and Microwave Circuits, Artech House, New York, 2003.
- [17] Welty, R.J.: Porous silicon technology for RF integrated circuit applications, in Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, IEEE, 1998.



Marie Capelle received the Engineering diploma in physics from the Institut National des Sciences Appliquées, Toulouse, France, in 2010. She is currently working toward the Ph.D. degree with the Laboratoire de Microélectronique de Puissance, Université de Tours and STMicroelectronics Tours, France. Her current research interests include the

integration of active and passive devices on hybrid substrates of silicon and porous silicon.



Jérome Billoué received the M.Sc. degree in telecommunications from the Université de Poitiers, Poitiers, France, in 2004 and the Ph.D. degree in electronic and engineering science from the Université François Rabelais, Tours, France, in 2007. He is currently an Associate Professor with the GREMAN, Université de Tours. His

current research interests include radiofrequency passive devices design, modeling, and characterization.



Patrick Poveda was born in 1970. He received the Ph.D. degree in Materials Sciences from the University of Aix-Marseille 2, Marseille, France, in 1997. He worked for several years on RF diodes development and qualification as R&D Device engineer and is the author of several patents on this topics. He is currently R&D Integration

Manager with STMicroelectronics, Tours, France. His research interests include the integration of passive and active devices for surge and ESD protection, filtering, decoupling, and RF applications.



Gael Gautier was born in 1976. He received the Engineering diploma in optoelectronics and the M.Res. degree in fundamental physics from the Institut National des Sciences Appliquées de Rennes, Rennes, France, in 1999 and the Ph.D. degree in microelectronics from the University of Rennes I, Rennes, in 2002. He is the author or coauthor of

more than 40 peer-reviewed articles in the field of thin-film transistors and porous silicon. His research interests include the study of the electrochemical synthesis of innovative materials for microelectronic devices, particularly porous silicon.